NDLI: Developments for the readout of the PANDA micro vertex detector

Content Provider	IEEE Xplore Digital Library
Author	Kleines, H. Wüstner, P. Ramm, M. Kämmerling, P. Mertens, M. Stockmanns, T. Ritman, J.
Copyright Year	2010
Description	Author affiliation: Institut für Kernphysik, Forschungszentrum Jülich, Germany (Mertens, M.; Stockmanns, T.; Ritman, J.) \|\| Zentralinstitut für Elektronik, Forschungszentrum Jülich, Germany (Kleines, H.; Wüstner, P.; Ramm, M.; Kämmerling, P.)
Abstract	The experiment PANDA (Antiproton Annihilation at Darmstadt) is under development for the future accelerator facility FAIR in Darmstadt, Germany. In the target spectrometer of PANDA a micro-vertex detector (MVD) will be used as the central tracking detector for charged particles. The design of the MVD is based on silicon strip detectors at the outer layer and on silicon pixel detectors at the inner layers. The paper discusses the requirements and first concepts of the DAQ system for the MVD which has to be finished about 2015. It presents the design of the lab system that has been developed already now for the test and readout of different frontend chips for pixel detectors. The lab system consists of a flexible readout board coupled via the SIS1100 Gigabit link to PCI. A further improvement of the lab system employing a 2 Gbit/s optical link to PCIe is introduced.
Starting Page	1
Ending Page	3
File Size	950891
Page Count	3
File Format	PDF
ISBN	9781424471089
e-ISBN	9781424471102
DOI	10.1109/RTC.2010.5750459
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-05-24
Publisher Place	Portugal
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Detectors Data acquisition Pixel Field programmable gate arrays Optical fiber communication Application specific integrated circuits Silicon
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

MicroTCA at the Multiplexing Level in the readout of the PANDA micro vertex detector

An FPGA based GEMROC readout system

The PPT-module: High-performance readout for the DSSC detector at XFEL

Readout electronics for the central drift chamber of the Belle II detector

Online digital data processing for the T2K Fine Grained Detector

High-speed position encoding system for the TPC with micro pixel chamber readout

The Belle II pixel detector data acquisition and reduction system

FPGA based extension to the multichannel pixel readout ASIC

The silicon matrix for the prototype for the Dark Matter Particle Explorer

Developments for the readout of the PANDA micro vertex detector

Similar Documents

MicroTCA at the Multiplexing Level in the readout of the PANDA micro vertex detector

An FPGA based GEMROC readout system

The PPT-module: High-performance readout for the DSSC detector at XFEL

Readout electronics for the central drift chamber of the Belle II detector

Online digital data processing for the T2K Fine Grained Detector

High-speed position encoding system for the TPC with micro pixel chamber readout

The Belle II pixel detector data acquisition and reduction system

FPGA based extension to the multichannel pixel readout ASIC

The silicon matrix for the prototype for the Dark Matter Particle Explorer

Developments for the readout of the PANDA micro vertex detector