NDLI: A 23dBm fully digital transmitter using ΣΔ and pulse-width modulation for LTE and WLAN applications in 45nm CMOS

Content Provider	IEEE Xplore Digital Library
Author	Hezar, R. Lei Ding Joonhoi Hur Haroun, B.
Copyright Year	2014
Description	Author affiliation: Texas Instrum., Dallas, TX, USA (Hezar, R.; Lei Ding; Joonhoi Hur; Haroun, B.)
Abstract	This paper presents a 23 dBm fully digital transmitter designed in a standard 45 nm CMOS process. The digital transmitter replaces the entire analog/RF signal chain in a traditional transmitter architecture. It utilizes ΣΔ modulation and pulse-width modulation to turn high resolution baseband I and Q signals into switching signals, thereby allowing efficient Class-D PA stages to be used. In addition, cascaded ΣΔ stages and switched-capacitor combining are incorporated into the architecture to reduced out-of-band quantization noise while maintaining good efficiency. The proposed transmitter achieves peak output power of 23 dBm with 47% power added efficiency (PAE). For a OFDM signal with 8.2 dB peak-to-average power ratio (PAR), the PAE is 23%. The linearity of the digital transmitter meets WiFi spectral mask without any digital predistortion.
Starting Page	217
Ending Page	220
File Size	945902
Page Count	4
File Format	PDF
ISBN	9781479938629
ISSN	15292517
e-ISBN	9781479938643
DOI	10.1109/RFIC.2014.6851702
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-06-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Radio frequency Transmitters CMOS integrated circuits Pulse width modulation Switches Peak to average power ratio switched-capacitor power amplifier sigma-delta modulation pulse-width modulation Class-D CMOS power amplifier
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A PWM Based Fully Integrated Digital Transmitter/PA for WLAN and LTE Applications

Digitally intensive wireless transmitter architecture employing RF pulse width modulation

High efficiency multi-mode outphasing RF power amplifier in 45nm CMOS

A switch mode resonating H-Bridge polar transmitter using RF ΣΔ modulation

PWM based CMOS supply modulator for LTE envelope tracking transmitter

A Cartesian Sigma-Delta transmitter architecture

A switched-capacitor controlled digital-current modulated class-E EER transmitter

Advanced Class-S transmitter with tri-level delta-sigma modulator

Phase-modulated DSM-PWM hybrids with pulse length restriction for switch-mode power amplifiers

A 23dBm fully digital transmitter using ΣΔ and pulse-width modulation for LTE and WLAN applications in 45nm CMOS

Similar Documents

A PWM Based Fully Integrated Digital Transmitter/PA for WLAN and LTE Applications

Digitally intensive wireless transmitter architecture employing RF pulse width modulation

High efficiency multi-mode outphasing RF power amplifier in 45nm CMOS

A switch mode resonating H-Bridge polar transmitter using RF ΣΔ modulation

PWM based CMOS supply modulator for LTE envelope tracking transmitter

A Cartesian Sigma-Delta transmitter architecture

A switched-capacitor controlled digital-current modulated class-E EER transmitter

Advanced Class-S transmitter with tri-level delta-sigma modulator

Phase-modulated DSM-PWM hybrids with pulse length restriction for switch-mode power amplifiers

A 23dBm fully digital transmitter using ΣΔ and pulse-width modulation for LTE and WLAN applications in 45nm CMOS