NDLI: A 65nm 3G femtocell multiband transceiver

Content Provider	IEEE Xplore Digital Library
Author	Plevridis, S. Vavelidis, K. Haralabidis, N. Georgantas, T. Bouras, S. Kapnistis, C. Kytonaki, E. Kokolakis, Y. Chalvatzis, T. Kavadias, S. Peyravi, H. Kanakaris, N. Kokozidis, C. Liolis, S. Tsilipanos, K. Kyranas, A. Xesternos, C. Betzios, P. Bouras, I. Rofougaran, M.
Copyright Year	2014
Description	Author affiliation: Broadcom Hellas, Athens, Greece (Plevridis, S.; Vavelidis, K.; Haralabidis, N.; Georgantas, T.; Bouras, S.; Kapnistis, C.; Kytonaki, E.; Kokolakis, Y.; Chalvatzis, T.; Kavadias, S.; Peyravi, H.; Kanakaris, N.; Kokozidis, C.; Liolis, S.; Tsilipanos, K.; Kyranas, A.; Xesternos, C.; Betzios, P.; Bouras, I.) \|\| Broadcom, Irvine, CA, USA (Rofougaran, M.)
Abstract	Last mile residential connectivity and the demand for increased indoor coverage and capacity in 3G cellular systems has led to the commercial introduction of femtocell (Home Node B) base stations. To achieve higher component integration, support additional functionality, and decrease power, there is a need to minimize component count, PCB area and power consumption without sacrificing performance, while also preserving backwards-compatibility with legacy 2G systems. In this paper, we present a 65nm CMOS 3G/HSPA+ femtocell transceiver with 350mW power consumption that eliminates the need for Tx SAW filters. The proposed solution supports 10 TX (Downlink) and 10+10 (Downlink+Uplink) RX UMTS bands from Band I to Band VI and Band VIII to Band XI, quad-band GSM sniffing and GPS band receive capability for soft GPS operation.
Starting Page	137
Ending Page	140
File Size	385288
Page Count	4
File Format	PDF
ISBN	9781479938629
ISSN	15292517
e-ISBN	9781479938643
DOI	10.1109/RFIC.2014.6851679
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-06-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Mixers Transceivers Receivers Noise Radio frequency Global Positioning System Gain control single chip Femtocell 3 G transceiver
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design and Implementation of a SoC-Based Single Chip Radio Transceiver

Single-chip RF CMOS UMTS/EGSM transceiver with integrated receive diversity and GPS

A low power GPS/Galileo/GLONASS receiver in 65nm CMOS

A fully integrated single-chip 35GHz FMCW radar transceiver with high bandwidth in 65nm CMOS process

A 60 GHz single-chip CMOS transceiver for high-definition video transmission system application

RF transceiver and wireless calibration of on-chip frequency reference for a true single chip radio

System design for an experimental cognitive transceiver

Performance evaluation of a single chip radio transceiver

A 40 GHz CMOS transceiver and radio front-end for the customer premise equipment unit of a radio-over-fiber system

A 65nm 3G femtocell multiband transceiver

Similar Documents

Design and Implementation of a SoC-Based Single Chip Radio Transceiver

Single-chip RF CMOS UMTS/EGSM transceiver with integrated receive diversity and GPS

A low power GPS/Galileo/GLONASS receiver in 65nm CMOS

A fully integrated single-chip 35GHz FMCW radar transceiver with high bandwidth in 65nm CMOS process

A 60 GHz single-chip CMOS transceiver for high-definition video transmission system application

RF transceiver and wireless calibration of on-chip frequency reference for a true single chip radio

System design for an experimental cognitive transceiver

Performance evaluation of a single chip radio transceiver

A 40 GHz CMOS transceiver and radio front-end for the customer premise equipment unit of a radio-over-fiber system

A 65nm 3G femtocell multiband transceiver