NDLI: Structural fault collapsing by superposition of BDDs for test generation in digital circuits

Content Provider	IEEE Xplore Digital Library
Author	Ubar, R. Mironov, D. Raik, J. Jutman, A.
Copyright Year	2010
Description	Author affiliation: Department of Computer Engineering, TTU, Ehitajate tee 5, 19086 Tallinn, Estonia (Ubar, R.; Mironov, D.; Raik, J.; Jutman, A.)
Abstract	The paper presents a new structural fault-independent fault collapsing method based on the topology analysis of the circuit, which has linear complexity. The minimal necessary set of faults as the target objective for test generation is found. The main idea is to produce fault collapsing concurrently with the construction of structurally synthesized binary decision diagrams (SSBDD) used for test generation, as a side effect. To improve the fault collapsing, a new class of BDDs in a form of SSBDDs with multiple inputs (SSMIBDD) is proposed, which allows a significant reduction of the model complexity for test generation purposes, and produces collapsed fault sets with less sizes than the SSBDDs provide. Experimental data show that the fault collapsing by the proposed method is considerably more efficient than other structural fault collapsing methods with comparative time cost. The method is especially efficient for circuits with high rate of internal fanouts.
Starting Page	250
Ending Page	257
File Size	407418
Page Count	8
File Format	PDF
ISBN	9781424464548
ISSN	19483295
e-ISBN	9781424464562
DOI	10.1109/ISQED.2010.5450451
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-03-22
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit testing Circuit faults Data structures Boolean functions Digital circuits Fault diagnosis Automatic test pattern generation Fault detection Circuit synthesis Circuit topology test generation fault equivalence and dominance fault collapsing Structurally Synthesized BDDs SSBDDs with multiple inputs
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fault collapsing with linear complexity in digital circuits

Structurally synthesized multiple input BDDs for simulation of digital circuits

Shared Structurally Synthesized BDDs for speeding-up parallel pattern simulation in digital circuits

Logic simulation and fault collapsing with shared structurally synthesized bdds

CATAPULT: concurrent automatic testing allowing parallelization and using limited topology

Using BDDs and ZBDDs for efficient identification of testable path delay faults

Efficient fault collapsing via generalized dominance relations

On the equivalence of fanout-point faults

Fault Nodes in Implication Graph for Equivalence/Dominance Collapsing, and Identifying Untestable and Independent Faults

Structural fault collapsing by superposition of BDDs for test generation in digital circuits

Similar Documents

Fault collapsing with linear complexity in digital circuits

Structurally synthesized multiple input BDDs for simulation of digital circuits

Shared Structurally Synthesized BDDs for speeding-up parallel pattern simulation in digital circuits

Logic simulation and fault collapsing with shared structurally synthesized bdds

CATAPULT: concurrent automatic testing allowing parallelization and using limited topology

Using BDDs and ZBDDs for efficient identification of testable path delay faults

Efficient fault collapsing via generalized dominance relations

On the equivalence of fanout-point faults

Fault Nodes in Implication Graph for Equivalence/Dominance Collapsing, and Identifying Untestable and Independent Faults

Structural fault collapsing by superposition of BDDs for test generation in digital circuits