NDLI: Concurrent fault detection in random combinational logic

Content Provider	IEEE Xplore Digital Library
Author	Drineas, P. Makris, Y.
Copyright Year	2003
Description	Author affiliation: Dept. of Comput. Sci. & Electr. Eng., Yale Univ., New Haven, CT, USA (Drineas, P.; Makris, Y.)
Abstract	We discuss a non-intrusive methodology for concurrent fault detection in random combinational logic. The proposed method is similar to duplication, wherein a replica of the circuit acts as a predictor that immediately detects potential faults by comparison to the original circuit. However, instead of duplicating the circuit, the proposed method selects a small number of prediction logic functions which only partially replicate it. Selection is guided by the objective of minimizing the incurred hardware overhead at the cost of introducing fault detection latency. To achieve this, the proposed method replicates only a reduced width output function for every input combination, yet without compromising the ability to detect all faults. In contrast to concurrent error detection schemes which presume the ability to re-synthesize the circuit, the proposed method does not interfere with the implementation of the original design. As compared to previous approaches, the proposed method achieves significant hardware overhead reduction, while detecting all faults with very low average fault detection latency.
Sponsorship	IEEE Electron Device Soc. (EDS) IEEE Components, Packaging & Manuf. Technol. Soc. (CPMT) ACM ACM/sigDA
Starting Page	425
Ending Page	430
File Size	289136
Page Count	6
File Format	PDF
ISBN	0769518818
DOI	10.1109/ISQED.2003.1194770
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-03-24
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Fault detection Logic Electrical fault detection Hardware Circuit faults Costs Delay Circuit testing Built-in self-test Degradation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Concurrent built-in self-test with reduced fault latency

Statistically estimating path delay fault coverage in combinational circuits

A self-testing method for combinational circuits using polymorphic gates

Monitoring BIST by covers

Transformed pseudo-random patterns for BIST

An implementation and analysis of a concurrent built-in self-test technique

Functional test generation for delay faults in combinational circuits

Concurrent off-phase built-in self-test of dormant logic

On using deterministic test sets in BIST

Concurrent fault detection in random combinational logic

Similar Documents

Concurrent built-in self-test with reduced fault latency

Statistically estimating path delay fault coverage in combinational circuits

A self-testing method for combinational circuits using polymorphic gates

Monitoring BIST by covers

Transformed pseudo-random patterns for BIST

An implementation and analysis of a concurrent built-in self-test technique

Functional test generation for delay faults in combinational circuits

Concurrent off-phase built-in self-test of dormant logic

On using deterministic test sets in BIST

Concurrent fault detection in random combinational logic