NDLI: Random sampling for on-chip characterization of standard-cell propagation delay

Content Provider	IEEE Xplore Digital Library
Author	Maggioni, S. Veggetti, A. Bogliolo, A. Croce, L.
Copyright Year	2003
Description	Author affiliation: STMicroelectron., Agrate, Italy (Maggioni, S.; Veggetti, A.)
Abstract	We present a methodology for on-chip characterization of the pin-to-pin propagation delay of single standard cells. A periodic waveform is provided to an input pin of the standard cell under characterization, while keeping all other inputs at non-controlling logic values. Simultaneous random sampling is then applied to input and output periodic waveforms, and propagation delay measures are obtained from the joint signal probabilities of the samples. The proposed technique is suitable for on-chip implementation because it is simple and it doesn't require timing-accurate control signals. On the other hand, on-chip measurements can be applied to a large number of cells working in different operating conditions, providing valuable information for characterizing and validating timing models. A test chip has been realized in a 0.18 /spl mu/m embedded NVM CMOS technology, and used to monitor the sub-nanosecond timing behavior of a standard cell library during process development.
Sponsorship	IEEE Electron Device Soc. (EDS) IEEE Components, Packaging & Manuf. Technol. Soc. (CPMT) ACM ACM/sigDA
Starting Page	41
Ending Page	45
File Size	271762
Page Count	5
File Format	PDF
ISBN	0769518818
DOI	10.1109/ISQED.2003.1194707
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-03-24
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Sampling methods Propagation delay Timing CMOS technology Logic Semiconductor device measurement Semiconductor device modeling Testing CMOS process Standards development
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High-resolution on-chip propagation delay detector for measuring within-chip variation

High-resolution on-chip propagation delay detector for measuring within-chip and chip-to-chip variation

An On-Chip Delta-Time-to-Voltage Converter for Real-Time Measurement of Clock Jitter

Variable reduction in MOS timing models

Transmission gate delay models for circuit optimization

Wave-domino logic: timing analysis and applications

Experimental assessment of logic circuit performance variability with regular fabrics at 90nm technology node

Transistor Level Timing Analysis Considering Multiple Inputs Simultaneous Switching

Performance indicators for designing CMOS logic

Random sampling for on-chip characterization of standard-cell propagation delay

Similar Documents

High-resolution on-chip propagation delay detector for measuring within-chip variation

High-resolution on-chip propagation delay detector for measuring within-chip and chip-to-chip variation

An On-Chip Delta-Time-to-Voltage Converter for Real-Time Measurement of Clock Jitter

Variable reduction in MOS timing models

Transmission gate delay models for circuit optimization

Wave-domino logic: timing analysis and applications

Experimental assessment of logic circuit performance variability with regular fabrics at 90nm technology node

Transistor Level Timing Analysis Considering Multiple Inputs Simultaneous Switching

Performance indicators for designing CMOS logic

Random sampling for on-chip characterization of standard-cell propagation delay