NDLI: Gate insulation yield loss due to lattice misfit stress in MCT and IGBT devices

Content Provider	IEEE Xplore Digital Library
Author	Herr, E. Baltes, H. Stockmeier, T. Thiemann, U.
Copyright Year	1993
Description	Author affiliation: Phys. Electron. Lab., ETH Zurich, Switzerland (Herr, E.; Baltes, H.)
Abstract	An attempt was made to simplify the processing of MCT (MOS controlled thyristor) and IGBT (insulated-gate bipolar transistor) devices by combining the anneal of the p/sup +/-emitter with the gate oxidation process. A high-dose boron implantation prior to the gate oxidation is found to be responsible for significantly reduced breakdown field strengths observed for gate oxides in the MCT and IGBT devices. A failure mechanism based on lattice misfit stress and implantation damage below the amorphization threshold is proposed, which explains the observation that breakdown events occur exclusively at the very periphery of the implanted regions. This is in accordance with the scaling law that is found, exhibiting a logarithmic relationship between the breakdown strength of MOS capacitors and the perimeter length of p/sup +/ regions in the substrate. The substantial reduction in breakdown field strength was found to result in yield losses. By appropriate separate annealing of the p/sup +/-emitter, such weak spots in the gate oxide are not observed. With the use of BF/sub 2//sup +/ for the p/sup +/-emitter implantation it was possible to prevent yield losses and to reach intrinsic breakdown field strengths while still staying with the simplified device processing.
Starting Page	95
Ending Page	100
File Size	507178
Page Count	6
File Format	PDF
ISBN	0780313135
ISSN	10636854
DOI	10.1109/ISPSD.1993.297116
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-05-18
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Insulation Lattices Stress Electric breakdown Thyristors MOSFETs Insulated gate bipolar transistors Annealing Oxidation Boron
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Static and dynamic characteristics of high voltage ( 3.5 kV ) IGBT and MCT devices

Double gate MOS device having IGBT and MCT performances

Two-dimensional dopant profile characterization for MCT and IGBT structures

Improving the gate oxide integrity of very high voltage MCT and IGBT devices by external gettering of metal impurities

The FiBs, a new high voltage BiMOS switch

On the series connection of insulated gate power devices

Application of IGBT, MCT and EST in hard- and soft-switching power converters

Short-circuit capability of IGBT (COMFET) transistors

High accuracy SPICE behavioral macromodeling of insulated gate bipolar transistor (IGBT)

Gate insulation yield loss due to lattice misfit stress in MCT and IGBT devices

Similar Documents

Static and dynamic characteristics of high voltage ( 3.5 kV ) IGBT and MCT devices

Double gate MOS device having IGBT and MCT performances

Two-dimensional dopant profile characterization for MCT and IGBT structures

Improving the gate oxide integrity of very high voltage MCT and IGBT devices by external gettering of metal impurities

The FiBs, a new high voltage BiMOS switch

On the series connection of insulated gate power devices

Application of IGBT, MCT and EST in hard- and soft-switching power converters

Short-circuit capability of IGBT (COMFET) transistors

High accuracy SPICE behavioral macromodeling of insulated gate bipolar transistor (IGBT)

Gate insulation yield loss due to lattice misfit stress in MCT and IGBT devices