NDLI: Innovative Variable Mesh Simulator

Content Provider	IEEE Xplore Digital Library
Author	Cole, T.S. Hoffman, D.W. Hutton, B.L. Shattuck, A.L.
Copyright Year	1987
Description	Author affiliation: IBIM Gorporation, System Technology Division Endicott, New York (Cole, T.S.)
Abstract	A valuable design tool to aid designers of digital computer circuits is a "good" logic simulator. Because the digital hardware technology has advanced rapidly over recent years (i.e., more and more logic gates on a single chip), faster and easier to use logic simulators capable of handling large, complex digital circuits are continually in demand. An important milestone in meeting this demand was the development of the Innovative Variable Mesh Simulator (IVMS). The IVMS program is based on the flat model approach and permits interactive or batch processing. An earlier logic simulator called the Variable Mesh Simulator (VMS) is based on the hierarchical model approach and only permits batch processing. The use of the flat model approach in IVMS instead of the hierarchical approach in VMS results in a faster simulation for the same application. In addition to the processing advantages, interactive IVMS provides logic designers with the means to debug within a short period of time both the test case problems and the structure (the overall design and/or the individual behavior models). IVMS permits the user to explore various model changes and/or stimuli changes with the resulting output effects while in the same session. A more detailed description of the IVMS program development is given in this paper, including a comparison of the flat model and hierarchical models' approaches of simulator construction. The key features of the IVMS program, including some examples of performance data, are also described.
Starting Page	112
Ending Page	121
File Size	661941
Page Count	10
File Format	PDF
DOI	10.1109/STIER.1987.716385
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1987-04-29
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Voice mail Circuit simulation Logic testing Computational modeling Logic design Logic circuits Productivity Delay Circuit testing Computer simulation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in