NDLI: IP2 calibrator using common mode feedback circuitry

Content Provider	IEEE Xplore Digital Library
Author	Woonyun Kim Sung-Gi Yang Yeon-kug Moon Jinhyuck Yu Heeseon Shin Wooseung Choo Byeong-Ha Park
Copyright Year	2005
Description	Author affiliation: Syst. LSI Bus., Samsung Electron. Co. Ltd., Yongin, South Korea (Woonyun Kim; Sung-Gi Yang; Yeon-kug Moon; Jinhyuck Yu; Heeseon Shin; Wooseung Choo; Byeong-Ha Park)
Abstract	An IP2 calibration technique is developed using the common mode feedback circuitry in a direct-conversion receiver for wireless CDMA/PCS/GPS/FM applications. The IP2 calibrator is capable of providing a different CMFB gain to tune its common mode output impedance for each of the positive and negative mixer outputs. The method performs a 20-dB improvement in IIP2. The CDMA mixer achieves an uncalibrated IIP2 of 44 dBm, an IIP3 of 4 dBm, a noise figure of 6.5 dB and a voltage gain of 42.2 dB. The receiver RFIC is implemented in a 0.5 /spl mu/m SiGe BiCMOS process, and it operates from a 2.7 to 3.1 V single power supply. It exceeds all CDMA requirements when tested individually or on a handset.
Starting Page	231
Ending Page	234
File Size	247389
Page Count	4
File Format	PDF
ISBN	0780392051
DOI	10.1109/ESSCIR.2005.1541602
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-09-12
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Feedback circuits Multiaccess communication Calibration Personal communication networks Global Positioning System Impedance Noise figure Voltage Gain Radiofrequency integrated circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A direct conversion receiver with an IP2 calibrator for CDMA/PCS/GPS/AMPS applications

A dual-band tri-mode CDMA IF receiver with programmable channel-match filter

A CMOS Variable Gain Front-end for a WCDMA Receiver

A 1.3 V, 65nm CMOS, coilless combined feedback LNA with integrated single coil notch filter

A 1.575 GHz BiCMOS GPS low noise amplifier for low power application

A Fully-Integrated Direct Conversion Receiver for CDMA and GPS applications

2 GHz monolithic low noise amplifier using lower than 1 V supply voltage

A highly-integrated tri-band/quad-mode SiGe BiCMOS RF-to-baseband receiver for wireless CDMA/WCDMA/AMPS applications with GPS capability

A Low Noise Figure 1.2-V CMOS GPS Receiver Integrated as a Part of a Multimode Receiver

IP2 calibrator using common mode feedback circuitry

Similar Documents

A direct conversion receiver with an IP2 calibrator for CDMA/PCS/GPS/AMPS applications

A dual-band tri-mode CDMA IF receiver with programmable channel-match filter

A CMOS Variable Gain Front-end for a WCDMA Receiver

A 1.3 V, 65nm CMOS, coilless combined feedback LNA with integrated single coil notch filter

A 1.575 GHz BiCMOS GPS low noise amplifier for low power application

A Fully-Integrated Direct Conversion Receiver for CDMA and GPS applications

2 GHz monolithic low noise amplifier using lower than 1 V supply voltage

A highly-integrated tri-band/quad-mode SiGe BiCMOS RF-to-baseband receiver for wireless CDMA/WCDMA/AMPS applications with GPS capability

A Low Noise Figure 1.2-V CMOS GPS Receiver Integrated as a Part of a Multimode Receiver

IP2 calibrator using common mode feedback circuitry