NDLI: A 10Gb/s SiGe compact laser diode driver using push-pull emitter followers and miller compensated output switch

Please wait, while we are loading the content...

ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)

ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)

2013 Proceedings of the ESSCIRC (ESSCIRC)

2012 Proceedings of the ESSCIRC (ESSCIRC)

2011 Proceedings of the ESSCIRC (ESSCIRC)

2010 Proceedings of ESSCIRC

2009 Proceedings of ESSCIRC

ESSCIRC 2008 - 34th European Solid-State Circuits Conference

ESSCIRC 2007 - 33rd European Solid-State Circuits Conference

2006 Proceedings of the 32nd European Solid-State Circuits Conference

Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.

Proceedings of the 30th European Solid-State Circuits Conference

ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)

ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)

Complex signal processing is not - complex

Taking a system approach to energy management

RF-trends in mobile communication

Transistor operation and circuit performance in organic electronics

Emerging non-volatile memory technologies

IP related activities in Toshiba and Japanese SoC industries

A scaleable instruction buffer for a configurable DSP core

A low power 3D rendering engine with two texture units and 29Mb embedded DRAM for 3G multimedia terminals

An area-efficient standard-cell floating-point unit design for a processing-in-memory system

A 1000FPS@128/spl times/128 vision processor with 8-bit digitized I/O

An analog image processing LSI employing scanning line-parallel processing

Micropower mixed-signal acoustic localizer

A 50 GHz direct injection locked oscillator topology as low power frequency divider in 0.13 /spl mu/m CMOS

A 15 GHz 256/257 dual-modulus prescaler in 120 nm CMOS

A digitally tuned 1.1 GHz subharmonic injection-locked VCO in 0.18/spl mu/m CMOS

A digital quadrature modulator with on-chip D/A converter

A 12b 320 MSample/s current-steering CMOS D/A converter in 0.44mm/sup 2/

Single-side-band digital-to-analog converters for Nyquist signal generation

A /spl Sigma/-/spl Delta/ fractional-N frequency synthesizer using a wideband integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA applications

A compact, low-power low-jitter digital PLL

A low voltage, 10-2550MHz, 0.15/spl mu/ CMOS, process and divider modulus independent PLL using zero-VT MOSFETs

A 1-V 13-mW 2.5-GHz double-rate phase-locked loop with phase alignment for zero delay

A 1-V 5.2-GHz 27.5-mW fully-integrated CMOS WLAN synthesizer

A CMOS photodiode array with in-pixel data acquisition system

CMOS x-ray image sensor with pixel level A/D conversion

A smart image sensor with high-speed feeble ID-beacon detection for augmented reality system

A CMOS focal-plane rotation sensor with retinal processing circuit

A readout circuit for QWIP infrared detector arrays using current mirroring integration

Linearization of monolithic LNAs using low-frequency low-impedance input termination

A 1.8-V wide-band CMOS LNA for multiband multistandard front-end receiver

Design of high gain fully-integrated distributed amplifiers in 0.35 /spl mu/m CMOS

17GHz and 24GHz LNA designs based on extended-S-parameter with microstrip-on-die in 0.18/spl mu/m logic CMOS technology

Inductor-less, 10Gb/s limiter with 10mV sensitivity and offset/temperature compensation in baseline CMOS18

A fully-integrated two-channel A/D interface for the acquisition of cardiac signals in implantable pacemakers

A 16-bit 60/spl mu/W multi-bit /spl Sigma//spl Delta/ modulator for portable ECG applications

A micro power continuous-time /spl Sigma//spl Delta/ modulator

A very area/power efficient mixed signal circuit for voice signal processing in 0.18 digital technology

A low-power entropy-coding analog/digital converter with integrated data compression

Energy minimization method for optimal energy-delay extraction

A time borrowing selectively clocked skewed logic for high-performance circuits in scaled technologies

High performance pipelining method for static circuits using heterogeneous pipelining elements

A high-speed logic circuit family with interdigitated array structure for deep sub-micron IC design

An 8-channel, 12-bit, 20 MHz fully differential tester IC for analog and mixed-signal circuits

A serial 10 gigabit Ethernet transceiver on digital 0.13/spl mu/m CMOS

A DSP-based digital IF AM/FM car-radio receiver

Custom silicon implementation of a delayless acoustic echo canceller algorithm

A novel universal battery charger for NiCd, NiMH, Li-ion and Li-polymer

A contactless smartcard designed with asynchronous circuit technique

A quad-band low power single chip direct conversion CMOS transceiver with /spl Sigma//spl Delta/-modulation loop for GSM

A single-chip, 5.15GHz-5.35GHz, 2.4GHz-2.5GHz, 0.18/spl mu/m CMOS RF transceiver for 802.11a/b/g wireless LAN

A dual-mode direct-conversion CMOS transceiver for Bluetooth and 802.11b

A highly integrated, dual-band, multi-mode wireless LAN transceiver

A 15 MHz bandwidth sigma-delta ADC with 11 bits of resolution in 0.13/spl mu/m CMOS

A 400-MHz 6-bit ADC with a partial analog equalizer for coaxial cable channels

A 1.8V 100mW 12-bits 80Msample/s two-step ADC in 0.18-/spl mu/m CMOS

10-bit, 3 mW continuous-time sigma-delta ADC for UMTS in a 0.12 /spl mu/m CMOS process

A continuous-time sigma-delta modulator with switched capacitor controlled current mode feedback

Modelling impact of digital substrate noise on embedded regenerative comparators

Digital circuit capacitance and switching analysis for ground bounce in ICs with a high-ohmic substrate

Aggressor aware repeater circuits for improving on-chip bus performance and robustness

Clock net optimization using active shielding

Passive integration and RF MEMS: a toolkit for adaptive LC circuits

Single chip, low supply voltage piezoelectric transformer controller

24 Gb/s laser/modulator driver IC using 0.2/spl mu/m gate length PHEMTs

A CMOS 10Gb/s SONET transceiver

10 Gb/s CMOS limiting amplifier for optical links

10 Gb/s single-ended laser driver in 0.35/spl mu/m SiGe BiCMOS technology

A CMOS single-ended OTA with high CMRR

A 0.8-V, 8-/spl mu/W, CMOS OTA with 50-dB gain and 1.2-MHz GBW in 18-pF load

A 1.8-V 73-dB dynamic-range CMOS variable gain amplifier

Optimization of device dimensions for high-performance low-power architecture blocks

New digital circuit techniques for total standby leakage reduction in nano-scale SOI technology

Circuit techniques for gate and sub-threshold leakage minimization in future CMOS technologies

A gate leakage reduction strategy for future CMOS circuits

Power-performance optimal 64-bit carry-lookahead adders

A CMOS receiver for a pulsed time-of-flight laser rangefinder

A micro-hotplate-based monolithic CMOS thermal analysis system

A 4/spl times/64 pixel CMOS image sensor for 3D measurement applications

DNA electrical detection based on inductor resonance frequency in standard CMOS technology

A low-noise 1.8Gbps bipolar OEIC

A robust 43 GHz VCO in standard CMOS for OC-768 SONET applications

A 19-23 GHz integrated LC-VCO in a production 70 GHz fT SiGe technology

Fully integrated 10 GHz CMOS VCO for multi-band WLAN applications

A 31 GHz CML ring VCO with 5.4 ps delay in a 0.12-/spl mu/m SOI CMOS technology

10 GHz quadrature-phase voltage controlled oscillator and prescaler

Three stage amplifier frequency compensation

Dynamic biasing: a low power linearisation technique

1.5V rail-to-rail programmable-gain CMOS amplifier

Input/output rail-to-rail video op-amp with constant behaviour over the entire voltage range

Opamp with 106 dB DC gain in 120nm digital CMOS

A 20 Gb/s 82mW one-stage 4:1 multiplexer in 0.13 /spl mu/m CMOS

A 3.125-Gb/s CMOS word alignment demultiplexer for serial data communications

A direct digital frequency synthesis system for low power communications

Direct digital frequency synthesis with dual-slope approach

Bitline leakage equalization for sub-100nm caches

A novel hierarchical multi-port cache

A yield-optimized latch-type SRAM sense amplifier

Low voltage sensing techniques and secondary design issues for sub-90nm caches

A 0.6mA, 0.9V 100MHz FM front-end in a 0.18/spl mu/m CMOS-D technology

A cable-modem RF tuner

A 0.35/spl mu/ CMOS fractional-N transmitter for 315/433/868/915 MHz ISM applications

A fast modulator for dynamic supply linear RF power amplifier

A CDMA2000 zero IF receiver with low-leakage integrated front-end

A 62 dB dynamic range sixth-order band pass filter with 100-175 MHz tuning range

Continuously tunable, very long time constant CMOS integrator for a neural recording implant

Programmable switched capacitor 4-tap FIR filter

A widely tunable CMOS Gm-C filter with a negative source degeneration resistor transconductor

A high-speed and lightweight on-chip crossbar switch scheduler for on-chip interconnection networks

A linear high voltage charge pump for MEMs applications in 0.18/spl mu/m CMOS technology

A 10Gbps/port 8/spl times/8 shared bus switch with embedded DRAM hierarchical output buffer

Monolithic time-to-digital converter with 20ps resolution

A CMOS time-to-digital converter based on a ring oscillator for a laser radar

Verification of a blind mismatch error equalization method for randomly interleaved ADCs using a 2.5V/12b/30MSs PSAADC

A low power sample-and-hold amplifier

A simple design methodology for increased ESD robustness of CMOS core cells

A 1mW 40-190MHz BJT logarithmic biquad

A 18GHz rotary traveling wave VCO in CMOS with I/Q outputs

On-chip integration of dipole antenna and VCO using standard BiCMOS technology for 10 GHz applications

A low voltage, low power VCO for the 88-108MHz FM broadcasting band

Differentially "bathtub"-tuned CMOS VCO using inductively coupled varactors

A 2.4GHz SiGe low phase-noise VCO using on chip tapped inductor

A 19.2GOPS, 20mW adaptive FIR filter

A 330-MHz 15-b quadrature digital synthesizer/mixer in 0.25-/spl mu/m CMOS

An ADSL integrated active hybrid circuit

Embedded CMOS distributed voltage regulator for large core loads

Phase frequency detectors for fast frequency acquisition in zero-dead-zone CPPLLs for mobile communication systems

Oscillator pulling and synchronisation issues in self-oscillating class D power amplifiers

Integrated overcurrent protection for class D power stages

CMOS output drivers with reduced ground bounce and electromagnetic emission

A highly linear fully differential low power CMOS line driver

A low-voltage fully-monolithic /spl Delta//spl Sigma/-based class-D audio amplifier

A 10Gb/s fully differential CMOS transimpedance preamplifier

Modified CMOS Cherry-Hooper amplifiers with source follower feedback in 0.35/spl mu/m technology

A 10Gb/s SiGe compact laser diode driver using push-pull emitter followers and miller compensated output switch

A fully integrated 5.3 GHz, 2.4V, 0.3 W SiGe-bipolar power amplifier with 50/spl Omega/ output

A 0.75-3.6GHz SiGe direct-conversion quadrature-modulator

Bond pad and ESD protection structure for 0.25/spl mu/m/0.18/spl mu/m RF-CMOS

A highly integrated CMOS direct digital RF quadrature modulator

A 1V fully integrated CMOS transformer based mixer with 5.5dB gain, 14.5dB SSB noise figure and 0dBm input IP3

A wide range temperature stable integrated current reference

A versatile structure of S31-GGA-casc switched-current memory cell with complex suppression of memorizing errors

Analytic model for area and power constrained optimal repeater insertion

Continuous representation of the performance of a CMOS library

An ultra low-power adiabatic adder embedded in a standard 0.13/spl mu/m CMOS environment

A small-area high performance 512-point 2-dimensional FFT single-chip processor

Low voltage, high-Q SOI MEMS varactors for RF applications

Monolithic SOI-MEMS capacitive pressure sensor with standard bulk CMOS readout circuit

A block matching approach for movement estimation in a CMOS retina: principle and results

A cycle-accurate joulemeter for CMOS VLSI circuits

The sense amplifier common mode effect on a switching current-mode power staged based on sigma-delta modulation

CMOS transistor mismatch model valid from weak to strong inversion

Implementation of a bandwidth-efficient M-FSK demodulator for powerline communications

Minimizing inductive noise in system-on-a-chip with multiple power gating structures

Multiple-bit parallel-CDMA technique for an on-chip interface featuring high data transmission rate, small latency and high noise tolerance

Model and verification of triple-well shielding on substrate noise in mixed-signal CMOS ICs

A shifted-averaging VCO with precise multiphase outputs and low jitter operation

A /spl Delta//spl Sigma/ fractional-N frequency synthesizer with a multi-band PMOS VCOs for 2.4 and 5GHz WLAN applications

Wideband LNA for a multistandard wireless receiver in 0.18 /spl mu/m CMOS

A 0.9V body effect feedback 2 GHz low noise amplifier

A dual-band enhanced harmonic rejection filter for modulators in GSM and DCS transmitters

A 3.3 V self-biased 2.4-2.5GHz high linearity PHEMT MMIC power amplifier

MOSFET mismatch in weak/moderate inversion: model needs and implications for analog design

0.18/spl mu/m thin oxide CMOS transceiver front-end with integrated T/sub x//R/sub x/ commutator for low cost Bluetooth solutions

CMOS ring oscillator with quadrature outputs and 100 MHz to 3.5 GHz tuning range

A 9-16Gb/s clock and data recovery circuit with three-state phase detector and dual-path loop architecture

A 1V 10-mW monolithic Bluetooth receiver in a 0.35/spl mu/m CMOS process

A complementary Colpitts oscillator based on 0.35 /spl mu/m CMOS technology

A voltage-controlled oscillator for IEEE 802.11a and HiperLAN2 application

Low power quadrature VCO with the back-gate coupling

Comparison of distance mismatch and pair matching of CMOS devices

IF-to-digital converter for FM/AM/IBOC radio

Offset calibrating comparator array for 1.2-V, 6bit, 4-Gsample/s flash ADCs using 0.13/spl mu/m generic CMOS technology

An analytical approach to the estimation of dynamic non-linearity parameters in pipeline A/D converters

A 75mW 10bit 120MSample/s parallel pipeline ADC

A low power and high speed Viterbi decoder chip for WLAN applications

Proceedings of the 28th European Solid-State Circuits Conference

Proceedings of the 27th European Solid-State Circuits Conference

Proceedings of the 26th European Solid-State Circuits Conference

Proceedings of the 25th European Solid-State Circuits Conference

Proceedings of the 24th European Solid-State Circuits Conference

Proceedings of the 23rd European Solid-State Circuits Conference

ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference

ESSCIRC '95: Twenty-first European Solid-State Circuits Conference

ESSCIRC '94: Twientieth European Solid-State Circuits Conference

ESSCIRC '93: Nineteenth European Solid-State Circuits Conference

ESSCIRC '92: Eighteenth European Solid-State Circuits conference

ESSCIRC '91: Proceedings - Seventeenth European Solid-State Circuits Conference

ESSCIRC '90: Sixteenth European Solid-State Circuits Conference

ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference

ESSCIRC '88: Fourteenth European Solid-State Circuits Conference

ESSCIRC '87: 13th European Solid-State Circuits Conference

ESSCIRC '86: Twelfth European Solid-State Circuits Conference

ESSCIRC '85: 11th European Solid-State Circuits Conference

ESSCIRC '84: Tenth European Solid-State Circuits Conference

ESSCIRC '83: Ninth European Solid-State Circuits Conference

ESSCIRC '82: Eighth European Solid-State Circuits Conference

ESSCIRC '81: 7th European Solid State Circuits Conference

ESSCIRC 80: 6th European Solid State Circuits Conference

Fifth European Solid State Circuits Conference - ESSCIRC 79

ESSCIRC 78: 4th European Solid State Circuits Conference - Digest of Technical Papers

ESSCIRC '77: 3rd European Solid State Circuits Conference

ESSCIRC 76: 2nd European Solid State Circuits Conference

1975 First European Solid State Circuits Conference (ESSCIRC)

A 10Gb/s SiGe compact laser diode driver using push-pull emitter followers and miller compensated output switch

Content Provider	IEEE Xplore Digital Library
Author	Maxim, A.
Copyright Year	2003
Description	Author affiliation: Fiber Opt. Div., Integrated Products, Austin, TX, USA (Maxim, A.)
Abstract	A low power 10Gb/s laser diode driver is realized in a 0.2/spl mu/m SiGe HBT technology, using a Miller compensated output switch driven by a push-pull emitter follower pair which reduces the predriver supply current by 30%. Low voltage operation is achieved using two common-mode feedback loops that set the output modulation current and the predriver variable currents. IC's specifications include: 25ps rise/fall time, 11ps deterministic jitter, 0.3ps random jitter, 100mA maximum modulation current, 70mA supply current, 4-5.5V supply voltage range and 1.3/spl times/1.3mm/sup 2/ die area.
Sponsorship	IEEE SSCS Infieon Technol. ATMEL Tower Semiconductor LTD
Starting Page	557
Ending Page	560
File Size	807038
Page Count	4
File Format	PDF
ISBN	0780379950
DOI	10.1109/ESSCIRC.2003.1257196
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-09-16
Publisher Place	Portugal
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Silicon germanium Germanium silicon alloys Diode lasers Satellite broadcasting CMOS digital integrated circuits CMOS analog integrated circuits BiCMOS integrated circuits Artificial satellites Ring oscillators Tuners
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in