NDLI: F4: Ultra-low-voltage-circuit design

Content Provider	IEEE Xplore Digital Library
Author	Amirtharajah, Raj
Copyright Year	2009
Description	Author affiliation: University of California, Davis, USA (Amirtharajah, Raj)
Abstract	Low-power CMOS design has relied heavily on V scaling in the past to exploit the quadratic dependence of dynamic power and the exponential dependence of leakage power on voltage. Today, leading-edge low-voltage designs are pushing FET operation into the weak inversion and subthreshold regimes. Investigators around the world are reporting circuits at voltages between 180mV and 700mV that offer performance which could support a range of applications in wireless sensors, mobile phones, biomedical devices, and ultra-mobile PCs. However, these circuits are highly sensitive to variations in temperature and process. Ultra-low-voltage circuits will be increasingly challenging to design as feature sizes shrink. Current trends indicate nominal supply voltages are unlikely to be reduced much below 1V, transistor threshold voltages will likely remain between 0.3 and 0.4V to manage subthreshold leakage, and effects such as random- dopant fluctuation will increase the spread in transistor parameters, all of which create difficulties in designing robust circuits at low V. This Forum brings together leading experts to describe future challenges in ultra-low-voltage design, to explore ultra-low-voltage circuit techniques, and to stimulate thinking about prospects for future ultra-low-voltage high-volume products.
Starting Page	507
Ending Page	507
File Size	8903989
Page Count	1
File Format	PDF
ISBN	9781424434589
DOI	10.1109/ISSCC.2009.4977532
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-02-08
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Random access memory Threshold voltage CMOS integrated circuits Circuit synthesis Mobile communication Data mining Fluctuations
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Sub-threshold and near-threshold SRAM design

Low voltage ULSI design: the lower, the better?

Low power supply BiCMOS SRAM circuit design issues

On CMOS Memory Design in Low Supply Voltage for Integrated Biosensor Applications

SOI partially-depleted ultra low voltage memory and digital circuit design

Ultra low voltage design considerations of SOI SRAM memory cells

High-speed, low-voltage design for high-performance static RAMs

Design and simulation of high level low power 7T SRAM cell using various process & circuit techniques

Low voltage and low power aspects of data converter design

F4: Ultra-low-voltage-circuit design

Similar Documents

Sub-threshold and near-threshold SRAM design

Low voltage ULSI design: the lower, the better?

Low power supply BiCMOS SRAM circuit design issues

On CMOS Memory Design in Low Supply Voltage for Integrated Biosensor Applications

SOI partially-depleted ultra low voltage memory and digital circuit design

Ultra low voltage design considerations of SOI SRAM memory cells

High-speed, low-voltage design for high-performance static RAMs

Design and simulation of high level low power 7T SRAM cell using various process & circuit techniques

Low voltage and low power aspects of data converter design

F4: Ultra-low-voltage-circuit design