NDLI: On CMOS Memory Design in Low Supply Voltage for Integrated Biosensor Applications

Content Provider	IEEE Xplore Digital Library
Author	Chen, A. Hoppal, R. Chen, T.
Copyright Year	2010
Abstract	Storage arrays are widely used in integrated biosensor systems to store detected signals before and after they are processed. As integrated biosensor systems often require very low power consumption to extend battery life and to maintain low cost, power consumption for storage arrays in integrated biosensor systems should be kept low, whereas the speed requirement is usually not high such that state-of-the-art IC technology is not usually needed. This paper presents the results of our investigation of designing low power memory structures in sub 1-V operation with high reliability for biosensor systems. Rather than using the state-of-the-art 45nm/32nm technology, 0.18 um CMOS technology is used for the design to keep the overall cost down while achieving read and write performance of 200MHz cycle rate. The results show that the use of body back bias in systems with low supply voltage can improve memory's static noise margin (SNM) and memory write performance by as much as 25%.
Starting Page	628
Ending Page	634
File Size	195044
Page Count	7
File Format	PDF
ISBN	9781424478392
DOI	10.1109/DSD.2010.113
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-09-01
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Biosensors Random access memory MOSFETs Inverters Threshold voltage Registers CMOS integrated circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Ion-implanted complementary MOS transistors in low-voltage circuits

New four-phase generation circuits for low-voltage charge pumps

Design and simulation of high level low power 7T SRAM cell using various process & circuit techniques

A four-transistor CMOS SRAM cell

Bootstrapped full-swing CMOS driver for low supply voltage operation

Low-voltage scaling limitations for nano-scale CMOS LSIs

Low-Power Level Shifter for Multi-Supply Voltage Designs

A 550-ps access, 900-MHz, 1-Mb ECL-CMOS SRAM

Low-voltage embedded RAMs in the nanometer era

On CMOS Memory Design in Low Supply Voltage for Integrated Biosensor Applications

Similar Documents

Ion-implanted complementary MOS transistors in low-voltage circuits

New four-phase generation circuits for low-voltage charge pumps

Design and simulation of high level low power 7T SRAM cell using various process & circuit techniques

A four-transistor CMOS SRAM cell

Bootstrapped full-swing CMOS driver for low supply voltage operation

Low-voltage scaling limitations for nano-scale CMOS LSIs

Low-Power Level Shifter for Multi-Supply Voltage Designs

A 550-ps access, 900-MHz, 1-Mb ECL-CMOS SRAM

Low-voltage embedded RAMs in the nanometer era

On CMOS Memory Design in Low Supply Voltage for Integrated Biosensor Applications