NDLI: Extremely scaled planar bulk CMOS: challenges and options

Content Provider	IEEE Xplore Digital Library
Author	Shaofeng Yu
Copyright Year	2004
Description	Author affiliation: Silicon Technol. Dev., Texas Instruments Inc., Dallas, TX, USA (Shaofeng Yu)
Abstract	Maintaining electrostatic integrity at deeply scaled gate length and improving device transport are two of the lop challenges in extremely scaled planar CMOS technology. For planar bulk CMOS, gate stack scaling continues to be the most effective way of increasing gate control and suppressing short channel effect. However, with the nitrided oxide at the gate leakage limit that circuit designers are willing to tolerate, high-k gate dielectric becomes a necessity for 45 nm node and beyond. To meet performance targets, dual work-function metal gate enhances channel inversion carrier density and gate control by eliminating gate depletion. The ideal gate stack depends on the application: dual work-function metal gate would be required for high performance technology; poly and high-k might be a viable combination for low power products. On the other hand, the importance of carrier transport enhancement is critical if the gate thickness scaling stagnates, or if lithography limitations cause the device gate length to scale less aggressively than the gate thickness. The current activities of device transport improvements focus on channel strain and substrate material engineering. The strain techniques examined range from process induced local strain, e.g., recessed epi-SiGe at S/D, to wafer level global strain, e.g., strain Si on relaxed SiGe virtual substrate. Interesting and promising results and analyses have been reported on even more sophisticated multi-layer heterostructure substrates involving strained SiGe. The talk will give an overview of the challenges mentioned and options for continuing scaling of planar bulk Si CMOS technology.
Starting Page	41
Ending Page	46
File Size	1483520
Page Count	6
File Format	PDF
ISBN	078038511X
DOI	10.1109/ICSICT.2004.1434950
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-10-18
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Capacitive sensors CMOS technology Silicon germanium Germanium silicon alloys Electrostatics Gate leakage Circuits Charge carrier density High K dielectric materials High-K gate dielectrics
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

SiGe cantilever channel gate-all-around (GAA) fully depleted (FD) PMOSFET with high-κ and metal gate

Dual channel FinFETs as a single high-k/metal gate solution beyond 22nm node

The impact of interface quality on High-K gate dielectric devices for 32 nm technology and beyond

Alternative approaches for high-k/metal gate CMOS: Low temperature process (gate last) and SiGe channel

High Mobility Nano-Scaled CMOS: Some Opportunities and Challenges

Extremely thin SOI (ETSOI) CMOS with record low variability for low power system-on-chip applications

Reliability issues for high-k gate dielectrics

High-K/Metal Gate Technology: A New Horizon

High-k gate dielectrics for scaled CMOS technology

Extremely scaled planar bulk CMOS: challenges and options

Similar Documents

SiGe cantilever channel gate-all-around (GAA) fully depleted (FD) PMOSFET with high-κ and metal gate

Dual channel FinFETs as a single high-k/metal gate solution beyond 22nm node

The impact of interface quality on High-K gate dielectric devices for 32 nm technology and beyond

Alternative approaches for high-k/metal gate CMOS: Low temperature process (gate last) and SiGe channel

High Mobility Nano-Scaled CMOS: Some Opportunities and Challenges

Extremely thin SOI (ETSOI) CMOS with record low variability for low power system-on-chip applications

Reliability issues for high-k gate dielectrics

High-K/Metal Gate Technology: A New Horizon

High-k gate dielectrics for scaled CMOS technology

Extremely scaled planar bulk CMOS: challenges and options