NDLI: Natural balancing of neutral-point-clamped converters under POD pulsewidth modulation

Content Provider	IEEE Xplore Digital Library
Author	Salagae, I.M. du T. Mouton, H.
Copyright Year	2003
Description	Author affiliation: Dept. of Electr. & Electron. Eng., Stellenbosch Univ., South Africa (Salagae, I.M.; du T Mouton, H.)
Abstract	The three-level neutral-point-clamped (NPC) converter, being a widely used multilevel inverter, received a lot of attention due to problems associated with DC-link capacitor voltage balancing. There are mainly two problems associated with the neutral-point voltage of the NPC inverter: (1) at high modulation indices a low frequency ripple occurs on the neutral-point voltage; and (2) steady-state unbalance in the neutral-point voltage may arise due to a variety of factors including component imperfections, transients and other nonidealities and imbalances. In this paper we study the balancing problem with focus on the steady-state unbalance. This is achieved by a systematic and mathematically rigorous study of the natural balancing mechanisms of the three-level three-phase NPC inverter. Orthogonality of two sets of switching spectra in the frequency domain would imply that the DC-bus voltages balance in the steady state. This is done through mathematical analysis using Carrara's PWM strategy of phase opposition disposition (POD) and Bennet's geometric model for double Fourier series adapted for use with power converter systems by Bowes. The theory is verified through simulation.
Starting Page	47
Ending Page	52
File Size	300458
Page Count	6
File Format	PDF
ISBN	0780377540
ISSN	02759306
DOI	10.1109/PESC.2003.1218272
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-06-15
Publisher Place	Mexico
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pulse width modulation converters Pulse modulation Voltage Pulse width modulation inverters Steady-state Capacitors Frequency domain analysis Mathematical analysis Pulse width modulation Solid modeling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Capacitor balancing method for neutral point clamped three-level inverter

Generalized PWM approach for DC capacitors voltage balancing in diode-clamped multilevel converters

Analysis of neutral-point voltage balancing problem in three-level neutral-point-clamped inverters with SVPWM modulation

Pulsewidth Modulation of Neutral-Point-Clamped Indirect Matrix Converter

PWM Method of a Three-Level Neutral-Point-Clamped Converter under Neutral Point Imbalance Condition

An improved DC-link voltage equalization for Three-Level Neutral-Point Clamped converters

Analytical study of the DC link capacitors voltage ripple in three level Neutral Point Clamped Inverters

Analysis of capacitor voltage and boost vector in neutral-point-clamped converter and H-bridge converter

A Discontinuous PWM Method for Balancing the Neutral Point Voltage in Three-Level Inverter-Fed Variable Frequency Drives

Natural balancing of neutral-point-clamped converters under POD pulsewidth modulation

Similar Documents

Capacitor balancing method for neutral point clamped three-level inverter

Generalized PWM approach for DC capacitors voltage balancing in diode-clamped multilevel converters

Analysis of neutral-point voltage balancing problem in three-level neutral-point-clamped inverters with SVPWM modulation

Pulsewidth Modulation of Neutral-Point-Clamped Indirect Matrix Converter

PWM Method of a Three-Level Neutral-Point-Clamped Converter under Neutral Point Imbalance Condition

An improved DC-link voltage equalization for Three-Level Neutral-Point Clamped converters

Analytical study of the DC link capacitors voltage ripple in three level Neutral Point Clamped Inverters

Analysis of capacitor voltage and boost vector in neutral-point-clamped converter and H-bridge converter

A Discontinuous PWM Method for Balancing the Neutral Point Voltage in Three-Level Inverter-Fed Variable Frequency Drives

Natural balancing of neutral-point-clamped converters under POD pulsewidth modulation