NDLI: Novel error correction memory compression technique of a DDS using the equi-section division method

Content Provider	IEEE Xplore Digital Library
Author	Tajima, Kenichi Kawakami, Kenji
Copyright Year	2012
Description	Author affiliation: Info. Tech. R&D Center, Mitsubishi Electric corp. 5-1-1 Ofuna, Kamakura, Kanagawa, 247-8501 Japan (Tajima, Kenichi; Kawakami, Kenji)
Abstract	This paper presents a novel memory compression technique for error correction of a direct digital synthesizer (DDS) using the equi-section division method. In the phase-to-amplitude converter (PAC) of the DDS, the sinusoidal phase data of a one-quarter period is divided into $2^{S}$ equi-sections; then the equi-section type sine amplitude approximation (ESAA) is performed. An error correction memory is used to reduce error after the ESAA. In order to reduce the size of the error correction memory, we propose a phase adjustment technique to realize a shared memory. In this proposed technique, phase data which is equivalent to memory address is changed to optimum value in each section. To verify the proposed technique, we calculate the maximum spurious level at output of the PAC in the case of 8 sections. The maximum spurious level is −89.5 dBc. The proposed technique reduces the total size of memories to approximately $1/2^{S}$ without affecting spurious levels.
Starting Page	1
Ending Page	3
File Size	965622
Page Count	3
File Format	PDF
ISBN	9781467310857
ISSN	0149645X
e-ISBN	9781467310888
e-ISBN	9781467310864
DOI	10.1109/MWSYM.2012.6259398
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-06-17
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks shared memory Direct digital synthesizer (DDS) phase-to-amplitude conversions equi-section division method phase adjustment
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electrical and Electronic Engineering Radiation

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Phase decrement type direct frequency synthesizer driven by a DDS

A 630 MHz, 76 mW Direct Digital Frequency Synthesizer Using Enhanced ROM Compression Technique

Digital frequency(sinusoidal) synthesizer using CORDIC algorithm

Design of 3 mm Band Hopping Frequency Synthesizer

A 9-bit 2.9 GHz direct digital synthesizer MMIC with direct digital frequency and phase modulations

An efficient ROM compression technique for linear- interpolated direct digital frequency synthesizer

A Quantization Error Minimization Method Using DDS-DAC for Wideband Fractional-N Frequency Synthesizer

DDFS design using the equi-section division method for SDR transceiver

An Approach of Developing High Performance Millimeter-wave Frequency Synthesizer

Novel error correction memory compression technique of a DDS using the equi-section division method

Similar Documents

Phase decrement type direct frequency synthesizer driven by a DDS

A 630 MHz, 76 mW Direct Digital Frequency Synthesizer Using Enhanced ROM Compression Technique

Digital frequency(sinusoidal) synthesizer using CORDIC algorithm

Design of 3 mm Band Hopping Frequency Synthesizer

A 9-bit 2.9 GHz direct digital synthesizer MMIC with direct digital frequency and phase modulations

An efficient ROM compression technique for linear- interpolated direct digital frequency synthesizer

A Quantization Error Minimization Method Using DDS-DAC for Wideband Fractional-N Frequency Synthesizer

DDFS design using the equi-section division method for SDR transceiver

An Approach of Developing High Performance Millimeter-wave Frequency Synthesizer

Novel error correction memory compression technique of a DDS using the equi-section division method