NDLI: A Quantization Error Minimization Method Using DDS-DAC for Wideband Fractional-N Frequency Synthesizer

Content Provider	IEEE Xplore Digital Library
Author	Yi-Da Wu Chang-Ming Lai Chao-Cheng Lee Po-Chiun Huang
Copyright Year	1966
Abstract	This paper presents a technique to reduce the quantization error in fractional division for a wideband fractional-N frequency synthesizer. By using a direct digital synthesis phase accumulator as the fractional divider and a DAC as the phase-to-pulse converter, the quantization error can be much smaller than the one by conventional sigma-delta modulated multi-modulus divider. With small quantization error, a dedicated compensation mechanism is no longer necessary for wide loop bandwidth applications. To demonstrate this concept, a prototype chip was implemented with 0.18-μm CMOS. The synthesizer consumes 19 mA from a 1.8 V supply. With 1 MHz closed-loop bandwidth, the in-band noise is -98 dBc/Hz and the 3 MHz offset noise is -122 dBc/Hz for a 1.8 GHz output. The output exhibited 27 dB phase noise reduction compared to the generic sigma-delta structure. The settling time is 2 μs under a 35 MHz frequency step.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	2283
Ending Page	2291
Page Count	9
File Size	1554391
File Format	PDF
ISSN	00189200
Volume Number	45
Issue Number	11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-11-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Quantization Noise Frequency conversion Voltage-controlled oscillators Synthesizers Clocks Phase frequency detector low phase noise DAC direct digital synthesis fractional- $N$ synthesizer
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A quantization error minimization using DDS-DAC for wideband fractional-N frequency synthesizer

A Noise Filtering Technique for Fractional-$N$ Frequency Synthesizers

High performance fractional-N frequency synthesizer using a two-point channel selection technique

Bandwidth extension of low noise fractional-N synthesizers

A DDS-based C-band wideband agile frequency synthesizer

Closed-Loop Nonlinear Modeling of Wideband$SigmaDelta$Fractional-$N$Frequency Synthesizers

A 3GHz wideband ∑Δ fractional-N synthesizer with voltage-mode exponential CP-PFD

A Low-Noise Wide-BW 3.6-GHz Digital $DeltaSigma$ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation

A low spurious level fractional-N frequency divider based on a DDS-like phase accumulation operation

A Quantization Error Minimization Method Using DDS-DAC for Wideband Fractional-N Frequency Synthesizer

Similar Documents

A quantization error minimization using DDS-DAC for wideband fractional-N frequency synthesizer

A Noise Filtering Technique for Fractional-$N$ Frequency Synthesizers

High performance fractional-N frequency synthesizer using a two-point channel selection technique

Bandwidth extension of low noise fractional-N synthesizers

A DDS-based C-band wideband agile frequency synthesizer

Closed-Loop Nonlinear Modeling of Wideband$SigmaDelta$Fractional-$N$Frequency Synthesizers

A 3GHz wideband ∑Δ fractional-N synthesizer with voltage-mode exponential CP-PFD

A Low-Noise Wide-BW 3.6-GHz Digital $DeltaSigma$ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation

A low spurious level fractional-N frequency divider based on a DDS-like phase accumulation operation

A Quantization Error Minimization Method Using DDS-DAC for Wideband Fractional-N Frequency Synthesizer