NDLI: CMOS large-signal substrate modeling for high-power RF switch design

Content Provider	IEEE Xplore Digital Library
Author	Fan-Hsiu Huang Chih-Hua Wang Yong-Xin Hu Yue-Ming Hsin
Copyright Year	2011
Description	Author affiliation: Department of Electrical Engineering, National Central University, No.300, Jhongda Road, Jhongli City, Taoyuan County, Taiwan R.O.C. (Fan-Hsiu Huang; Chih-Hua Wang; Yong-Xin Hu; Yue-Ming Hsin)
Abstract	An improved CMOS large-signal model including the substrate/triple-well characteristics has been proposed for the application in high power-handling of CMOS RF switch circuit. In order to establish a NMOS transistor model in RF switch application, two types of test devices, series- and shunt-type NMOS transistors, have been designed and fabricated by using a standard CMOS 0.18 µm technology. Based on the measured results of insertion loss and power-handling capability, the substrate parasitic RC and pn-well junction diodes were embedded into a conventional BSIM3 model for characterizing RF small-signal and large-signal performances with zero drain/source biasing condition. The proposed model demonstrates a well prediction over a wide frequency range and a wide power operating range. The input P1dB power handling capability at 2 GHz for series-type device is about the same value of 27.5 dBm from measurement and the proposed model. With driving a negative body bias, the P1dB can be improved to 30.5 dBm.
Starting Page	1893
Ending Page	1896
File Size	333167
Page Count	4
File Format	PDF
ISBN	9781457720345
e-ISBN	9780858259744
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-12-05
Publisher Place	Australia
Access Restriction	Subscribed
Rights Holder	Institution of Engs Australi
Subject Keyword	Substrates Integrated circuit modeling Semiconductor device modeling Radio frequency CMOS integrated circuits Switching circuits Loss measurement high-power switch Substrate modeling CMOS integrated circuit microwave switch
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

MOSFET modeling for RF circuit design

Substrate isolation in 90nm RF-CMOS technology

CMOS RF modeling for GHz communication IC's

Substrate network modeling for CMOS RF circuit simulation

MOS transistor modeling for RF integrated circuit design

Modeling of MOSFETs for CMOS RF-IC Design

0.35μm SPDT RF CMOS switch for wireless communication application

Zero-bias optically controlled RF switch in 0.13µm CMOS technology

Comprehensive High-Accuracy Modeling of ELectromagnetic Effects in cOmplete Nanoscale RF blocks: CHAMELEON RF

CMOS large-signal substrate modeling for high-power RF switch design

Similar Documents

MOSFET modeling for RF circuit design

Substrate isolation in 90nm RF-CMOS technology

CMOS RF modeling for GHz communication IC's

Substrate network modeling for CMOS RF circuit simulation

MOS transistor modeling for RF integrated circuit design

Modeling of MOSFETs for CMOS RF-IC Design

0.35μm SPDT RF CMOS switch for wireless communication application

Zero-bias optically controlled RF switch in 0.13µm CMOS technology

Comprehensive High-Accuracy Modeling of ELectromagnetic Effects in cOmplete Nanoscale RF blocks: CHAMELEON RF

CMOS large-signal substrate modeling for high-power RF switch design