NDLI: A Multi-Threaded Network Interface Using Network Processors

Content Provider	IEEE Xplore Digital Library
Author	Cascon, P. Ortega, J. Haider, W.M. Diaz, A.F. Rojas, I.
Copyright Year	2009
Abstract	In this paper, we propose a network interface that takes advantage of the parallelism available in network processors to improve the communication performance. Morespecifically, our proposal is based on the Intel IXP28xx network processor, as it includes sixteen processing cores with multithreading and an optimized design for packet processing. Thus, the proposed interface facilitates the exploitation of different options to optimize the communication path in the host by using network interface offloading and/or onloading strategies that try to take advantage of multi-core processors, which are available even in the network cards. The experimental results obtained for TCP/IP and raw Ethernet packets show that multithreading, implemented through the processing cores of the network processor, improves communication performance in both latency of the packets and bandwidth, thus allowing the applications that present high communication requirements to fulfill them through the use of multithreading.
Starting Page	196
Ending Page	200
File Size	264055
Page Count	5
File Format	PDF
ISBN	9780769535449
ISSN	10666192
DOI	10.1109/PDP.2009.58
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-02-18
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Network interfaces Multithreading Proposals Design optimization Process design Multicore processing TCPIP Ethernet networks Delay Bandwidth network interface network processors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Revisiting the Cache Effect on Multicore Multithreaded Network Processors

A New Offloaded/Onloaded Network Interface for High Performance Communication

High-performance ethernet-based communications for future multi-core processors

Architectural analysis and instruction-set optimization design of network protocol processors

An Analysis of 10-Gigabit Ethernet Protocol Stacks in Multicore Environments

High performance communication using a commodity network for cluster systems

Workload adaptive shared memory multicore processors with reconfigurable interconnects

An efficient programmable 10 gigabit Ethernet network interface card

Development of a simultaneously threaded multi-core processor

A Multi-Threaded Network Interface Using Network Processors

Similar Documents

Revisiting the Cache Effect on Multicore Multithreaded Network Processors

A New Offloaded/Onloaded Network Interface for High Performance Communication

High-performance ethernet-based communications for future multi-core processors

Architectural analysis and instruction-set optimization design of network protocol processors

An Analysis of 10-Gigabit Ethernet Protocol Stacks in Multicore Environments

High performance communication using a commodity network for cluster systems

Workload adaptive shared memory multicore processors with reconfigurable interconnects

An efficient programmable 10 gigabit Ethernet network interface card

Development of a simultaneously threaded multi-core processor

A Multi-Threaded Network Interface Using Network Processors