NDLI: Sampling-Based Phase Classification and Prediction for Multi-threaded Program Execution on Multi-core Architectures

Content Provider	IEEE Xplore Digital Library
Author	Chin-Hao Chang Pangfeng Liu Jan-Jan Wu
Copyright Year	2013
Description	Author affiliation: Inst. of Inf. Sci., Acad. Sinica, Taipei, Taiwan (Jan-Jan Wu) \|\| Dept. Comput. Sci. & Inf. Eng., Nat. Taiwan Univ., Taipei, Taiwan (Chin-Hao Chang; Pangfeng Liu)
Abstract	Program executions are usually repetitive, hence, we can optimize program executions if we are able to identify the program's repetition pattern. If we can accurately classify program execution intervals into phases, and use such information to accurately predict the next phase at runtime, we will be able to apply suitable optimization on the subsequent intervals. Such runtime optimization opportunity not only exists in single-threaded programs but also in multithreaded programs In this paper, we propose a framework that collects code signature of each interval from individual threads of a multi-threaded parallel program, and classify them into phases at runtime. We then use the classification results to predict the next phase in an on-line fashion. In order to efficiently classify execution intervals on-line, we only keep a fixed number of representative data in a shared table for classification purpose. The classification is very efficient and uses less than 3K bytes of memory. We also propose a confidence table to improve the prediction rate. Our experiment results with the Spec OMP2001 and the PARSEC benchmark suites on an Intel Xeon multi-core show that our system can classify intervals into phases with high homogeneity, can predict the next phase with 65% accuracy without using confidence table and with 80% accuracy when confidence table is used.
Starting Page	349
Ending Page	358
File Size	2052800
Page Count	10
File Format	PDF
ISBN	9780769551173
ISSN	01903918
DOI	10.1109/ICPP.2013.44
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-10-01
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Vectors Benchmark testing Support vector machine classification Noise Instruction sets Runtime Accuracy code signature phase analysis phase prediction multi-threaded parallel program multi-core architecture
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Sampled simulation of multi-threaded applications

PCERE: Fine-Grained Parallel Benchmark Decomposition for Scalability Prediction

Efficient software-based online phase classification

A Novel Approach for Finding Optimization Opportunities in Multicore Architectures

Multi-threaded UPC runtime with network endpoints: Design alternatives and evaluation on multi-core architectures

Enhancing Muesli's Data Parallel Skeletons for Multi-core Computer Architectures

MT-BTRIMER: A Master-Slave Multi-threaded Dynamic Binary Translator

Reduced Support Vector Machine Based on Margin Vectors

BarrierPoint: Sampled simulation of multi-threaded applications

Sampling-Based Phase Classification and Prediction for Multi-threaded Program Execution on Multi-core Architectures

Similar Documents

Sampled simulation of multi-threaded applications

PCERE: Fine-Grained Parallel Benchmark Decomposition for Scalability Prediction

Efficient software-based online phase classification

A Novel Approach for Finding Optimization Opportunities in Multicore Architectures

Multi-threaded UPC runtime with network endpoints: Design alternatives and evaluation on multi-core architectures

Enhancing Muesli's Data Parallel Skeletons for Multi-core Computer Architectures

MT-BTRIMER: A Master-Slave Multi-threaded Dynamic Binary Translator

Reduced Support Vector Machine Based on Margin Vectors

BarrierPoint: Sampled simulation of multi-threaded applications

Sampling-Based Phase Classification and Prediction for Multi-threaded Program Execution on Multi-core Architectures