NDLI: TDC module for time-of-flight

Content Provider	IEEE Xplore Digital Library
Author	Kyung-chan Jin Myung-kook Moon
Copyright Year	2007
Description	Author affiliation: Korea Inst. of Ind. Technol., Cheonan (Kyung-chan Jin) \|\| Korea Atomic Energy Res. Inst., Daejeon (Myung-kook Moon)
Abstract	Time-to-digital (TDC) technique was proposed to measure time-of-flight (TOF) that can determine the distance which is produced by the associated particle imaging (API) techniques including neutron methods with neutron generator and secondary radiation detection. The purpose of API method is for the elemental analysis and TDC shows the location of target object. In order to manage high resolution TDC timing, we used the propagation delay on the internal wires of field programmable gate array (FPGA) chips, utilized the place and route (P&R) delay difference. By setting P&R area constraints, we generated two precise ring oscillators with slightly different frequencies. The time difference between two ring oscillators is the time bin resolution of TDC. The multi-channel number of alpha-gamma event depends on the size of FPGA gates and configurable. Experimental results showed that the time interval of two ring oscillators of FPGA is about 100 ps, and varied by the lock detection between the operating frequencies of two ring oscillators that differ within 100 ps. After implementation of TDC counter TOF tagging schemes such as time stamp and control logic were generated and the event rate at each channel was more than 1 MHz. Finally, we investigated that TOF FPGA was useful in the multi-channel analyzer to measure the time interval between alpha-gamma of API system.
Starting Page	761
Ending Page	764
File Size	115147
Page Count	4
File Format	PDF
ISBN	9781424409228
ISSN	10957863
DOI	10.1109/NSSMIC.2007.4436440
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-10-26
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Ring oscillators Neutrons Radiation detectors Propagation delay Frequency Particle measurements High-resolution imaging Timing Wires
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A high density time to digital converter module for BESIII end-cap TOF upgrade

Area efficient time to digital converter (TDC) architecture with double ring-oscillator technique on FPGA for fluorescence measurement application

Low cost highly precision time interval measurement unit for radar applications

An FPGA wave union TDC for time-of-flight applications

Development of high resolution TDC implemented in radiation tolerant FPGAs for aerospace application

Development of a high resolution TDC module for MicroTCA based on the GPX ASIC

A high-resolution TDC implemented in a 90nm process FPGA

FPGA-Based High Area Efficient Time-To-Digital IP Design

Compact imaging system for GEM detectors

TDC module for time-of-flight

Similar Documents

A high density time to digital converter module for BESIII end-cap TOF upgrade

Area efficient time to digital converter (TDC) architecture with double ring-oscillator technique on FPGA for fluorescence measurement application

Low cost highly precision time interval measurement unit for radar applications

An FPGA wave union TDC for time-of-flight applications

Development of high resolution TDC implemented in radiation tolerant FPGAs for aerospace application

Development of a high resolution TDC module for MicroTCA based on the GPX ASIC

A high-resolution TDC implemented in a 90nm process FPGA

FPGA-Based High Area Efficient Time-To-Digital IP Design

Compact imaging system for GEM detectors

TDC module for time-of-flight