NDLI: A scalable parallel hardware architecture for connected component labeling

Content Provider	IEEE Xplore Digital Library
Author	Chung-Yuan Lin Sz-Yan Li Tsung-Han Tsai
Copyright Year	2010
Description	Author affiliation: Department of electrical engineering, National central university, Taiwan, R.O.C. (Chung-Yuan Lin; Sz-Yan Li; Tsung-Han Tsai)
Abstract	The parallel connected component labeling used in binary image analysis is reconsidered in this paper for the high throughput and intermediate memory requirements problem on high dimensional image sequence. It is based on a proposed dual-parallel connected component labeling method. The main idea is to break the sequentiality of the labeling procedure by separating image into slices and to correctly delimit the extent of all connected components locally, on each slice, simultaneously. According to the proposed method, a scalable architecture which can be adaptive to different throughput requirement is derived. The proposed architecture consists of local label assignment, local label fusion, and global process unit. The forest structure is introduced to cope with both global and local label equivalent. Based on the forest structure, find and union operations are implemented to complete the entire connected components labeling during two raster scans. Performance of the proposed architecture estimated in terms of the number of clocks and memory requirement are brought forward to justify the superiority of the novel design compared against previous implementation.
Starting Page	3753
Ending Page	3756
File Size	208376
Page Count	4
File Format	PDF
ISBN	9781424479924
ISSN	15224880
e-ISBN	9781424479948
e-ISBN	9781424479931
DOI	10.1109/ICIP.2010.5653457
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-09-26
Publisher Place	Hong Kong
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Labeling Pixel Hardware Registers Merging Memory management real-time Connected component labeling algorithm scalable architecture
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A parallel hardware architecture for connected component labeling based on fast label merging

A Scalable Bandwidth Aware Architecture for Connected Component Labeling

A new algorithm and its VLSI architecture design for connected component labeling

C/sup 3/L: a chip for connected component labeling

A memory-efficient parallel single pass architecture for connected component labeling of streamed images

Parallel Hardware Implementation of Connected Component Tree Computation

FPGA based connected component labeling

Evaluation of connected component labeling algorithms on shared and distributed memory multiprocessors

A novel labelling algorithm for object counting

A scalable parallel hardware architecture for connected component labeling

Similar Documents

A parallel hardware architecture for connected component labeling based on fast label merging

A Scalable Bandwidth Aware Architecture for Connected Component Labeling

A new algorithm and its VLSI architecture design for connected component labeling

C/sup 3/L: a chip for connected component labeling

A memory-efficient parallel single pass architecture for connected component labeling of streamed images

Parallel Hardware Implementation of Connected Component Tree Computation

FPGA based connected component labeling

Evaluation of connected component labeling algorithms on shared and distributed memory multiprocessors

A novel labelling algorithm for object counting

A scalable parallel hardware architecture for connected component labeling