NDLI: Inter-cluster communication models for clustered VLIW processors

Content Provider	IEEE Xplore Digital Library
Author	Terechko, A. Le Thenaff, E. Garg, M. van Eijndhoven, J. Corporaal, H.
Copyright Year	2003
Description	Author affiliation: Philips Res., Eindhoven, Netherlands (Terechko, A.; Le Thenaff, E.; Garg, M.; van Eijndhoven, J.)
Abstract	Clustering is a well-known technique to improve the implementation of single register file VLIW processors. Many previous studies in clustering adhere to an inter-cluster communication means in the form of copy operations. This paper, however, identifies and evaluates five different inter-cluster communication models, including copy operations, dedicated issue slots, extended operands, extended results, and broadcasting. Our study reveals that these models have a major impact on performance and implementation of the clustered VLIW. We found that copy operations executed in regular VLIW issue slots significantly constrain the scheduling freedom of regular operations. For example, in the dense code for our four cluster machine the total cycle count overhead reached 46.8% with respect to the unicluster architecture, 56% of which are caused by the copy operation constraint. Therefore, we propose to use other models (e.g. extended results or broadcasting), which deliver higher performance than the copy operation model at the same hardware cost.
Sponsorship	IEEE Comput. Soc. Tech. Committee on Comput. Architecture
Starting Page	354
Ending Page	364
File Size	379931
Page Count	11
File Format	PDF
ISBN	0769518710
ISSN	15300897
DOI	10.1109/HPCA.2003.1183552
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-02-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	VLIW Registers Computer architecture Scheduling Radio frequency Streaming media Broadcasting Hardware Costs Scalability
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Integrated Scheduling For Clustered VLIW Processors

Merge Logic for Clustered Multithreaded VLIW Processors

An efficient heuristic for instruction scheduling on clustered VLIW processors

Instruction scheduling for clustered VLIW DSPs

CAeSaR: Unified cluster-assignment scheduling and communication reuse for clustered VLIW processors

Register Allocation by Incremental Graph Colouring for Clustered VLIW Processors

An efficient heuristic for instruction scheduling on clustered vliw processors

Lifetime holes aware register allocation for clustered VLIW processors

Evaluation of speed and area of clustered VLIW processors

Inter-cluster communication models for clustered VLIW processors

Similar Documents

Integrated Scheduling For Clustered VLIW Processors

Merge Logic for Clustered Multithreaded VLIW Processors

An efficient heuristic for instruction scheduling on clustered VLIW processors

Instruction scheduling for clustered VLIW DSPs

CAeSaR: Unified cluster-assignment scheduling and communication reuse for clustered VLIW processors

Register Allocation by Incremental Graph Colouring for Clustered VLIW Processors

An efficient heuristic for instruction scheduling on clustered vliw processors

Lifetime holes aware register allocation for clustered VLIW processors

Evaluation of speed and area of clustered VLIW processors

Inter-cluster communication models for clustered VLIW processors