NDLI: A Digitally Reconfigurable Sensor Interface for SOC using Delta-Sigma Modulators

Content Provider	IEEE Xplore Digital Library
Author	Fabris, E.E. Carro, L. Bampi, S.
Copyright Year	2006
Description	Author affiliation: Informatics Inst., Univ. Fed. do Rio Grande do Sul, Porto Alegre (Fabris, E.E.; Carro, L.; Bampi, S.)
Abstract	Many systems on chip (SOC) applications require a mixed signal (analog and digital blocks) design approach. The incorporation of some degree of analog programmability in current digital reconfigurable devices is desired, so the same processor platform can be used in different applications. As mixed signal SOC applications deal with heterogeneous signals (low and high frequency) and signal processing functions (linear and non-linear), the ideal analog interface architecture should be able to manage this heterogeneity. In this paper we propose the use of a constant analog architecture for the SOC analog interface, able to deliver constant performance in this heterogeneous environment. The proposed approach is based on a set composed by a mixer and a band-pass SigmaDelta modulator. Several linear and nonlinear applications can be mapped over the proposed interface architecture for processing analog input signals ranging from low to high frequency. A prototype was built and characterized. Practical results show constant and predictable performance over a large frequency range of the input signal. The achieved results also support the interface potential use for general analog interfacing and programmable signal processing
Starting Page	370
Ending Page	374
File Size	196322
Page Count	5
File Format	PDF
ISBN	0780393597
ISSN	10915281
DOI	10.1109/IMTC.2006.328474
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-04-24
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delta modulation Digital modulation Signal processing System-on-a-chip Frequency Prototypes Field programmable analog arrays Signal design Field programmable gate arrays CMOS analog integrated circuits reconfigurable analog interface signal conditioning SOC analog interface
Content Type	Text
Resource Type	Article
Subject	Instrumentation Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reconfigurable analog interface for mixed signal SOC

Novel on-chip sine wave generator

On the dynamic behavior of a novel digital-only sigma-delta A/D converter

An analog signal interface with constant performance for SoCs

FPGA implementation of a sigma-delta (/spl Sigma/-/spl Delta/) architecture based digital I-F stage for software radio

The ispPAC family of reconfigurable analog circuits

Evaluation of an FPGA-based Reconfigurable SoC for All-Digital Flexible RF Transmitters

Field Programmable Analog Arrays for Conditioning Ultrasonic Sensors

Enabling Reconfigurable SoC in Multimedia Processing

A Digitally Reconfigurable Sensor Interface for SOC using Delta-Sigma Modulators

Similar Documents

Reconfigurable analog interface for mixed signal SOC

Novel on-chip sine wave generator

On the dynamic behavior of a novel digital-only sigma-delta A/D converter

An analog signal interface with constant performance for SoCs

FPGA implementation of a sigma-delta (/spl Sigma/-/spl Delta/) architecture based digital I-F stage for software radio

The ispPAC family of reconfigurable analog circuits

Evaluation of an FPGA-based Reconfigurable SoC for All-Digital Flexible RF Transmitters

Field Programmable Analog Arrays for Conditioning Ultrasonic Sensors

Enabling Reconfigurable SoC in Multimedia Processing

A Digitally Reconfigurable Sensor Interface for SOC using Delta-Sigma Modulators