NDLI: Delay asymptotics with retransmissions and fixed rate codes over erasure channels

Content Provider	IEEE Xplore Digital Library
Author	Jian Tan Yang Yang Shroff, N.B. El Gamal, H.
Copyright Year	2011
Description	Author affiliation: Department of Electrical and Computer Engineering, The Ohio State University, Columbus 43210, USA (Jian Tan) \|\| IBM T.J. Watson Research, Hawthorne 10532, NY, USA (Yang Yang; Shroff, N.B.; El Gamal, H.)
Abstract	Recent work has shown that retransmissions can cause heavy-tailed transmission delays even when packet sizes are light-tailed. Moreover, the impact of heavy tailed delays persist even when packets are of finite size. The key question we study in this paper is how the use of coding techniques to transmit information could mitigate delays. To investigate this problem, we consider an important communication channel called the Binary Erasure Channel, where transmitted bits are either received successfully or lost (called an erasure). This model is a good abstraction of not only the wireless channel but also the higher layer link, where erasure errors can happen. Many coding schemes, known as erasure codes, have been designed for this channel. Specifically, we focus on the fixed rate coding scheme, where decoding is said to be successful if a certain fraction β of the codeword is received correctly. We study two different scenarios: (I) A codeword of length Lc is retransmitted as a unit until the receiver successfully receives more than βLc bits in the last transmission. (II) All successfully received bits from every (re)transmissions are buffered at the receiver according to their positions in the codeword, and the transmission completes once the received bits become decodable for the first time. Our studies reveal that complicated and surprising relationships exist between the coding complexity and the transmission delay/throughput. From a theoretical perspective, our results provide a benchmark to quantify the tradeoffs between coding complexity and transmission throughput for receivers that use memory to buffer (re)transmissions until success and those that do not buffer intermediate transmissions.
Starting Page	1260
Ending Page	1268
File Size	1447990
Page Count	9
File Format	PDF
ISBN	9781424499199
ISSN	0743166X
e-ISBN	9781424499212
DOI	10.1109/INFCOM.2011.5934907
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-04-10
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic gates
Content Type	Text
Resource Type	Article
Subject	Computer Science Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Delay Asymptotics with Retransmissions and Incremental Redundancy Codes over Erasure Channels

Delay Asymptotics with Retransmissions and Incremental Redundancy Codes over Erasure Channels

Delay Asymptotics with Retransmissions and Incremental Redundancy Codes over Erasure Channels

Delay Asymptotics With Retransmissions and Incremental Redundancy Codes Over Erasure Channels

Network routing over erasure channels using systematic rateless codes

Design of LT Codes with Equal and Unequal Erasure Protection over Binary Erasure Channels

Training electrical engineers on asynchronous logic circuits based on constant weight codes

Concatenated Convolution-Polar codes over Rayleigh Channels degraded as Erasure Channels

Throughput of rateless codes over broadcast erasure channels

Delay asymptotics with retransmissions and fixed rate codes over erasure channels

Similar Documents

Delay Asymptotics with Retransmissions and Incremental Redundancy Codes over Erasure Channels

Delay Asymptotics with Retransmissions and Incremental Redundancy Codes over Erasure Channels

Delay Asymptotics with Retransmissions and Incremental Redundancy Codes over Erasure Channels

Delay Asymptotics With Retransmissions and Incremental Redundancy Codes Over Erasure Channels

Network routing over erasure channels using systematic rateless codes

Design of LT Codes with Equal and Unequal Erasure Protection over Binary Erasure Channels

Training electrical engineers on asynchronous logic circuits based on constant weight codes

Concatenated Convolution-Polar codes over Rayleigh Channels degraded as Erasure Channels

Throughput of rateless codes over broadcast erasure channels

Delay asymptotics with retransmissions and fixed rate codes over erasure channels