NDLI: Modeling and simulation of /spl Sigma//spl Delta/ frequency synthesizers

Content Provider	IEEE Xplore Digital Library
Author	Yiping Fan
Copyright Year	2001
Description	Author affiliation: Philips Semicond., USA (Yiping Fan)
Abstract	This paper describes a very effective approach to model the /spl Sigma//spl Delta/ phase noise and its effect on the closed loop VCO phase noise and spur of /spl Sigma//spl Delta/ frequency synthesizers. The /spl Sigma//spl Delta/ phase noise is caused by the RF divider which performs uneven divisions of the VCO output under the control of a /spl Sigma//spl Delta/ calculator. The /spl Sigma//spl Delta/ phase noise spectrum can be derived in a closed form by Fourier series expansion due to the periodic property of /spl Sigma//spl Delta/ sequences. One way to estimate the closed loop VCO phase noise is to linearly apply the PLL transfer function to the /spl Sigma//spl Delta/ phase noise spectrum. However, when the /spl Sigma//spl Delta/ phase noise is not sufficiently suppressed by the loop filter, a nonlinear estimation has to be used. It was found that the spurs can be created by the nonlinearity of the VCO in conjunction with the /spl Sigma//spl Delta/ phase noise, Nevertheless, the circuit nonlinearity is more dominant than the VCO nonlinearity. A performance comparison between a simulation and bench measurement of a MASH11 based synthesizer IC was performed and an excellent correlation was achieved.
Sponsorship	IEEE Ind. Electron. Soc.
Starting Page	684
Ending Page	689
File Size	507835
Page Count	6
File Format	PDF
ISBN	0780370902
DOI	10.1109/ISIE.2001.931879
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-06-12
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Frequency synthesizers Phase noise Voltage-controlled oscillators Phase estimation Radio frequency Fourier series Phase locked loops Transfer functions Filters Circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Automatic calibration of modulated /spl Sigma/-/spl Delta/ frequency synthesizers

A fully integrated GMSK modulator using BiCMOS /spl Sigma/-/spl Delta/ frequency synthesizer with automatic loop gain calibration

On the phase noise of /spl Delta//spl Sigma/ frequency discriminator for applications in frequency synthesizer

A behavioural model for sigma delta fractional PLL

Noise Shaping with Sigma Delta Modulators in Fractional-N Synthesizers

Straightforward transient & noise analysis for /spl Sigma//spl Delta/ PLL-based synthesizers of multiple feedback and feedforward structures

Phase noise behaviour of fractional-N synthesizers with ΔΣ dithering for multi-radio mobile terminals

Quantization effects on the EVM in EDGE modulation standard

A low power bandpass /spl Sigma/ /spl Delta/ modulator injection locked synthesizer

Modeling and simulation of /spl Sigma//spl Delta/ frequency synthesizers

Similar Documents

Automatic calibration of modulated /spl Sigma/-/spl Delta/ frequency synthesizers

A fully integrated GMSK modulator using BiCMOS /spl Sigma/-/spl Delta/ frequency synthesizer with automatic loop gain calibration

On the phase noise of /spl Delta//spl Sigma/ frequency discriminator for applications in frequency synthesizer

A behavioural model for sigma delta fractional PLL

Noise Shaping with Sigma Delta Modulators in Fractional-N Synthesizers

Straightforward transient & noise analysis for /spl Sigma//spl Delta/ PLL-based synthesizers of multiple feedback and feedforward structures

Phase noise behaviour of fractional-N synthesizers with ΔΣ dithering for multi-radio mobile terminals

Quantization effects on the EVM in EDGE modulation standard

A low power bandpass /spl Sigma/ /spl Delta/ modulator injection locked synthesizer

Modeling and simulation of /spl Sigma//spl Delta/ frequency synthesizers