NDLI: A Hardware Implementation Method of Multi-Objective Genetic Algorithms

Content Provider	IEEE Xplore Digital Library
Author	Tachibana, T. Murata, Y. Shibata, N. Yasumoto, K. Ito, M.
Copyright Year	2006
Abstract	Multi-objective genetic algorithms (MOGAs) are approximation techniques to solve multi-objective optimization problems. Since MOGAs search a wide variety of pareto optimal solutions at the same time, MOGAs require large computation power. In order to solve practical sizes of the multi objective optimization problems, it is desirable to design and develop a hardware implementation method for MOGAs with high search efficiency and calculation speed. In this paper, we propose a new method to easily implement MOGAs as high performance hardware circuits. In the proposed method, we adopt simple Minimal Generation Gap (MGG) model as the generation model, because it is easy to be pipelined. In order to preserve diversity of individuals, we need a special selection mechanism such as the niching method which takes large computation time to repeatedly compare superiority among all individuals in the population. In the proposed method, we developed a new selection mechanism which greatly reduces the number of comparisons among individuals, keeping diversity of individuals. Our method also includes a parallel execution architecture based on Island GA which is scalable to the number of concurrent pipelines and effective to keep diversity of individuals. We applied our method to multi-objective Knapsack Problem. As a result, we confirmed that our method has higher search efficiency than existing method.
Starting Page	3153
Ending Page	3160
File Size	262344
Page Count	8
File Format	PDF
ISBN	0780394879
DOI	10.1109/CEC.2006.1688708
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-07-16
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Genetic algorithms Circuits Pipelines Steady-state Ant colony optimization Field programmable gate arrays Indium tin oxide Information science Information processing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High-level synthesis using genetic algorithms for dynamically reconfigurable FPGAs

Ant Colony Optimization Algorithm for Fuzzy Controller Design and Its FPGA Implementation

Ant colony optimization algorithm design and its FPGA implementation

General Architecture for Hardware Implementation of Genetic Algorithm

Progresses and Challenges of Ant Colony Optimization-Based Evolvable Hardware

Ant colony optimization for symmetrical FPGA placement

Functional Level Implementation Of Evolvable Hardware Using Genetic Algorithms

Optimizing Pipelines of Trigonometric Functions for FPGAs

Hardware architecture and FPGA implementation of a parallel elitism-based compact genetic algorihm

A Hardware Implementation Method of Multi-Objective Genetic Algorithms

Similar Documents

High-level synthesis using genetic algorithms for dynamically reconfigurable FPGAs

Ant Colony Optimization Algorithm for Fuzzy Controller Design and Its FPGA Implementation

Ant colony optimization algorithm design and its FPGA implementation

General Architecture for Hardware Implementation of Genetic Algorithm

Progresses and Challenges of Ant Colony Optimization-Based Evolvable Hardware

Ant colony optimization for symmetrical FPGA placement

Functional Level Implementation Of Evolvable Hardware Using Genetic Algorithms

Optimizing Pipelines of Trigonometric Functions for FPGAs

Hardware architecture and FPGA implementation of a parallel elitism-based compact genetic algorihm

A Hardware Implementation Method of Multi-Objective Genetic Algorithms