NDLI: An Efficient Implementation of a Phase Unwrapping Kernel on Reconfigurable Hardware

Content Provider	IEEE Xplore Digital Library
Author	Braganza, S. Leeser, M.
Copyright Year	2008
Description	Author affiliation: Northeastern Univ., Boston, MA, USA (Braganza, S.; Leeser, M.)
Abstract	The optical quadrature method of microscopy (OQM) was developed at Northeastern University for the purpose of non-invasively capturing phase data to image the sample being studied. This phase data need to be unwrapped before it can be of use. Phase unwrapping is the process by which an integer multiple of 2¿ is added to a measured, wrapped phase value in order to generate a continuous function. The algorithm used is the minimum $L^{P}$ norm method which uses a two dimensional discrete cosine transform (2-D DCT) to solve the discrete Poisson equation. This calculation forms the most computationally expensive part of the minimum $L^{P}$ norm method. This paper presents an implementation on reconfigurable hardware that performs the 2-D DCT over the entire image, solves the Poisson equation and then performs the two dimensional inverse discrete cosine transform (2-D IDCT) using a novel FPGA implementation of the DCT with a semi-floating point data representation.
Starting Page	316
Ending Page	317
File Size	139615
Page Count	2
File Format	PDF
ISBN	9780769533070
DOI	10.1109/FCCM.2008.56
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-04-14
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Kernel Hardware Discrete cosine transforms Poisson equations Embryo Random access memory Field programmable gate arrays Timing Glass Optical microscopy 2D DCT FPGA Poisson phase unwrapping minimum LP norm OQM
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An efficient implementation of a phase unwrapping kernel on reconfigurable hardware

Discrete cosine transform(DCT)-based reconfigurable system design

A high speed FPGA implementation of the 2D DCT for Ultra High Definition video coding

FPGA Implementation of Wavelet Transform Based on Lifting Scheme

Implementation of the 2D DCT using a Xilinx XC6264 FPGA

Implementation of two dimensional forward DCT and inverse DCT using FPGA

NOC-based MPSoC design and implementation on FPGA: DCT application

FPGA implementation of secure image compression with 2D-DCT using Verilog HDL

A design for 2-dimensional DCT transform kernel based on MicroBlaze soft core

An Efficient Implementation of a Phase Unwrapping Kernel on Reconfigurable Hardware

Similar Documents

An efficient implementation of a phase unwrapping kernel on reconfigurable hardware

Discrete cosine transform(DCT)-based reconfigurable system design

A high speed FPGA implementation of the 2D DCT for Ultra High Definition video coding

FPGA Implementation of Wavelet Transform Based on Lifting Scheme

Implementation of the 2D DCT using a Xilinx XC6264 FPGA

Implementation of two dimensional forward DCT and inverse DCT using FPGA

NOC-based MPSoC design and implementation on FPGA: DCT application

FPGA implementation of secure image compression with 2D-DCT using Verilog HDL

A design for 2-dimensional DCT transform kernel based on MicroBlaze soft core

An Efficient Implementation of a Phase Unwrapping Kernel on Reconfigurable Hardware