NDLI: Multiobjective Optimization of FPGA-Based Medical Image Registration

Content Provider	IEEE Xplore Digital Library
Author	Dandekar, O. Plishker, W. Bhattacharyya, S. Shekhar, R.
Copyright Year	2008
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Univ. of Maryland, College Park, MD, USA (Dandekar, O.; Plishker, W.; Bhattacharyya, S.; Shekhar, R.)
Abstract	With a multitude of technological innovations, one emerging trend in image processing, and medical image processing, in particular, is custom hardware implementation of computationally intensive algorithms in the quest to achieve real-time performance. For reasons of area-efficiency and performance, these implementations often employ limited-precision datapaths. Identifying effective wordlengths for these datapaths while accounting for tradeoffs between design complexity and accuracy is a critical and time consuming aspect of this design process. Having access to optimized tradeoff curves can equip designers to adapt their designs to different performance requirements and target specific devices while reducing design time. This paper presents a multiobjective optimization strategy developed in the context of field-programmable gate array-based implementation of medical image registration. Within this framework, we compare several search methods and demonstrate the applicability of an evolutionary algorithm-based search for efficiently identifying superior multiobjective tradeoff curves. This strategy can easily be adapted to a wide range of signal processing applications, including areas of image and video processing beyond the medical domain.
Starting Page	183
Ending Page	192
File Size	1987716
Page Count	10
File Format	PDF
ISBN	9780769533070
DOI	10.1109/FCCM.2008.50
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-04-14
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Biomedical imaging Image registration Signal processing algorithms Technological innovation Image processing Biomedical image processing Hardware Process design Design optimization Field programmable gate arrays Evolutionary Algorithms Multiobjective Optimization Image Registration FPGA
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reconfigurable image registration on FPGA platforms

A Design Methodology for Hardware Acceleration of Adaptive Filter Algorithms in Image Processing

Optimized algorithms for real time medical image registration

Evolutionary Multiobjective Optimization on a Chip

Design of video compression system based on DSP_FPGA

Muir Hardware Synthesis for Multimedia Applications

FPGA based real-time image segmentation for medical systems and data processing

Towards a general framework for an FPGA-based FFT coprocessor

Implementation of medical image processing algorithm on reconfigurable hardware

Multiobjective Optimization of FPGA-Based Medical Image Registration

Similar Documents

Reconfigurable image registration on FPGA platforms

A Design Methodology for Hardware Acceleration of Adaptive Filter Algorithms in Image Processing

Optimized algorithms for real time medical image registration

Evolutionary Multiobjective Optimization on a Chip

Design of video compression system based on DSP_FPGA

Muir Hardware Synthesis for Multimedia Applications

FPGA based real-time image segmentation for medical systems and data processing

Towards a general framework for an FPGA-based FFT coprocessor

Implementation of medical image processing algorithm on reconfigurable hardware

Multiobjective Optimization of FPGA-Based Medical Image Registration