NDLI: An optimized de-synchronization flow for power and performance optimization

Content Provider	IEEE Xplore Digital Library
Author	Ying Huang Wei Shi
Copyright Year	2012
Description	Author affiliation: Medical management dept., Navy General Hospital, Beijing, China (Ying Huang) \|\| Institute of Computer Engineering, Computer school, National University of Defense and Technology, NUDT, Changsha, Hunan prov., China (Wei Shi)
Abstract	The de-synchronization methodology, which directly converts a synchronous circuit into an asynchronous counterpart according to the physical structure of pipelines, is very popular for its simplicity. However, the simplicity of the design methodology also introduces some power redundancy and performance reduction to de-synchronized circuits. This paper firstly investigates the influence of actual operations and operands to desynchronized circuits, and then proposes an optimized de-synchronization flow to resolve the power and performance problems in conventional de-synchronized circuits. At last, some specific schemes which are early completion, decoupling and delay element optimization are employed to optimize a traditional desynchronized multiplier. Compared to a traditional desynchronized multiplier, early completion can achieve as high as 72% power reduction and 54% performance improvement. While the power saving resulting from decoupling is about 20%–25% and performance improvement by optimizing delay elements is about 11%.
Starting Page	71
Ending Page	75
File Size	270477
Page Count	5
File Format	PDF
ISBN	9781467301985
e-ISBN	9781467301992
DOI	10.1109/ICSAI.2012.6223116
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-05-19
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power demand Latches Pipelines Formatting Style Synchronization Insert Styling Delay Optimization Asynchronous circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in