NDLI: Energy recovery clock gating scheme and negative edge triggering flip-flop for low power applications

Content Provider	IEEE Xplore Digital Library
Author	Judy, D.J. Bhaaskaran, V.S.K.
Copyright Year	2012
Description	Author affiliation: School of Electronics Engineering, VIT university, Chennai, India (Judy, D.J.; Bhaaskaran, V.S.K.)
Abstract	Energy recovery is a technique developed for low power digital circuits. Energy recovery clocking is an effective method for reducing the clock power in which the conventional square wave clock signal is replaced by a trapezoidal clock. This modification in the clock signal prevents the application of existing clock gating solutions. In this paper, a clock gating solution for energy recovery clocking is proposed by gating the flip-flops. Further, all the existing energy recovery clocked flip-flops are positive edge triggered. But in a synchronous system, it is advantageous to have both positive and negative edge triggered flip-flops in the same system. There has not been a negative edge triggered energy recovery flip-flop in the literature so far. In this paper, we propose a design of negative edge triggered flip-flop with the clock gating feature. The proposed design is simulated using the industrial standard Austria micro systems 350nm process technology Tanner spice(T-spice) tool. The simulation results show that the design is as power efficient as the existing positive edge triggered energy recovery flip-flops and is well suited for low power applications.
Starting Page	140
Ending Page	143
File Size	493016
Page Count	4
File Format	PDF
ISBN	9781457715457
e-ISBN	9781457715464
DOI	10.1109/ICDCSyst.2012.6188691
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-03-15
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Negative edge triggering Adiabatic switching Clock gating Switches Energy recovery flip-flops Flip-flops Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Energy recovery clocking scheme and flip-flops for ultra low-energy applications

250-MHz resonator based energy recovery flip-flop for ultra low-power clocking

Clock Gating and Negative Edge Triggering for Energy Recovery Clock

An improved low-power clock-gating pulse-triggered JK flip-flop

Novel clock gating techniques for low power flip-flops and its applications

A novel flip-flop design for low power clocking system

True single-phase energy recovery flip-flop for low-power application

Single-phase adiabatic flip-flops and sequential circuits with power-gating scheme

Ultra Low-Power Clocking Scheme Using Energy Recovery and Clock Gating

Energy recovery clock gating scheme and negative edge triggering flip-flop for low power applications

Similar Documents

Energy recovery clocking scheme and flip-flops for ultra low-energy applications

250-MHz resonator based energy recovery flip-flop for ultra low-power clocking

Clock Gating and Negative Edge Triggering for Energy Recovery Clock

An improved low-power clock-gating pulse-triggered JK flip-flop

Novel clock gating techniques for low power flip-flops and its applications

A novel flip-flop design for low power clocking system

True single-phase energy recovery flip-flop for low-power application

Single-phase adiabatic flip-flops and sequential circuits with power-gating scheme

Ultra Low-Power Clocking Scheme Using Energy Recovery and Clock Gating

Energy recovery clock gating scheme and negative edge triggering flip-flop for low power applications