NDLI: Analysis of low power reduction in voltage level shifter

Content Provider	IEEE Xplore Digital Library
Author	Sharma, Rashmi Akashe, Shyam
Copyright Year	2014
Description	Author affiliation: Electronics of Communication Institute of Technology and Management Gwalior, India (Akashe, Shyam) \|\| Electronics and Communication, Institute of Technology and Management, Gwalior, India (Sharma, Rashmi)
Abstract	The preserver for portable devices is satisfied by developing CMOS technology. Voltage level shifter is introduced here using adaptive voltage level technique progression of curtailing the power dissipation and power consumption. Power dissipation is the most important parameter here, the adaptive voltage level technique is apply in present work mitigate the power dissipation. We can reduce the value of total power dissipation by applying the AVLG (adaptive voltage level at ground) technology which is increase the ground potential and AVLS (adaptive voltage level supply) which is raise supply potential. The purpose of the design to investigate the static power and power dissipation for low voltage level shifter for proposed design style. This design is valuable in designing the system that consumes less power. The simulation and performance analysis of proposed circuit evaluate in cadence virtuoso tool. The AVL technique based voltage level shifter compared to conventional design that based on power consumption and power dissipation.
Starting Page	355
Ending Page	359
File Size	106962
Page Count	5
File Format	PDF
e-ISBN	9781479958719
DOI	10.1109/CIPECH.2014.7019094
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-11-28
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power demand Voltage level shifter VLSI circuit Very large scale integration CMOS technology Threshold voltage AVL scheme CMOS integrated circuits Low power Leakage currents Transistors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Transistor gating: Reduction of leakage current and power in full subtractor circuit

Low power designing in VLSI chips

A novel approach for leakage power reduction in deep submicron technologies in CMOS VLSI circuits

Submicron CMOS transient test structure for low power VLSI

Maximum leakage power estimation for CMOS circuits

A new large capacitive-load driver circuit for low-voltage CMOS VLSI

Energy reduction of ultra-low voltage VLSI circuits by digit-serial architectures

Reduction of leakage current and power in full subtractor using MTCMOS technique

An ultra-low-power CMOS on-chip interconnect architecture

Analysis of low power reduction in voltage level shifter

Similar Documents

Transistor gating: Reduction of leakage current and power in full subtractor circuit

Low power designing in VLSI chips

A novel approach for leakage power reduction in deep submicron technologies in CMOS VLSI circuits

Submicron CMOS transient test structure for low power VLSI

Maximum leakage power estimation for CMOS circuits

A new large capacitive-load driver circuit for low-voltage CMOS VLSI

Energy reduction of ultra-low voltage VLSI circuits by digit-serial architectures

Reduction of leakage current and power in full subtractor using MTCMOS technique

An ultra-low-power CMOS on-chip interconnect architecture

Analysis of low power reduction in voltage level shifter