NDLI: A fast and accurate statistical eye-diagram estimation method for high-speed channel including non-linear receiver buffer circuit

Content Provider	IEEE Xplore Digital Library
Author	Heegon Kim Kiyeong Kim Sumin Choi Hyunsuk Lee Hyungsoo Kim Yunsaing Kim Joungho Kim
Copyright Year	2015
Description	Author affiliation: TERA Lab., Korea Adv. Inst. of Sci. & Technol., Daejeon, South Korea (Heegon Kim; Kiyeong Kim; Sumin Choi; Hyunsuk Lee; Joungho Kim) \|\| SK Hynix Semicond. Inc., Icheon, South Korea (Hyungsoo Kim; Yunsaing Kim)
Abstract	In this work, a fast and accurate statistical eye-diagram estimation method for high-speed single-ended channel including non-linear pseudo differential receiver buffer circuit is proposed. For accurate estimation, the analytical model of the pseudo differential receiver buffer output voltage that includes impacts of external noises is derived based on piece-wise linear approximated MOS I-V curves. Moreover, the calculation based on compact input set whose components are possible receiver input waveforms for one unit interval enables the proposed method to calculate BER within short time. Accuracy and fast estimation time of the proposed method are successfully verified by comparing to the transient simulation results.
Starting Page	94
Ending Page	97
File Size	816267
Page Count	4
File Format	PDF
ISBN	9781479966684
e-ISBN	9781479966707
DOI	10.1109/APEMC.2015.7175324
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-05-26
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Bit error rate Inverters Integrated circuit modeling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A fast statistical eye-diagram estimation method including internal PDN noise of pseudo-differential receiver buffer

Statistical simulation of high-speed links with transmitter and receiver nonlinearities

Estimation Method for Statistical Eye Diagram in a Nonlinear Digital Channel

A new approach to deriving packaging system statistical eye diagram based on parallel non-linear transient simulations using multiple short signal bit patterns

A 6.4Gbps on-chip eye opening monitor circuit for signal integrity analysis of high speed channel

Efficient and accurate computation of eye diagrams and bit-error rates in a singlechannel CRZ system (2002)

Signal integrity: Influence of non-linear driver, different bit rates, and estimation by different algorithms

Non-linear channel compensation method for OFDM under fast fading channel

Accurate Bit-Error-Rate estimation for efficient high speed I/O testing

A fast and accurate statistical eye-diagram estimation method for high-speed channel including non-linear receiver buffer circuit

Similar Documents

A fast statistical eye-diagram estimation method including internal PDN noise of pseudo-differential receiver buffer

Statistical simulation of high-speed links with transmitter and receiver nonlinearities

Estimation Method for Statistical Eye Diagram in a Nonlinear Digital Channel

A new approach to deriving packaging system statistical eye diagram based on parallel non-linear transient simulations using multiple short signal bit patterns

A 6.4Gbps on-chip eye opening monitor circuit for signal integrity analysis of high speed channel

Efficient and accurate computation of eye diagrams and bit-error rates in a singlechannel CRZ system (2002)

Signal integrity: Influence of non-linear driver, different bit rates, and estimation by different algorithms

Non-linear channel compensation method for OFDM under fast fading channel

Accurate Bit-Error-Rate estimation for efficient high speed I/O testing

A fast and accurate statistical eye-diagram estimation method for high-speed channel including non-linear receiver buffer circuit