NDLI: HCEM: A new class of bit-level hybrid channel error model

Content Provider	IEEE Xplore Digital Library
Author	Jia Lu Gang Han Jimhui Wang Baoliang Li Wenhua Dou
Copyright Year	2012
Description	Author affiliation: School of Computer, National University of Defense Technology, Changsha 410073, China (Jia Lu; Gang Han; Jimhui Wang; Baoliang Li; Wenhua Dou)
Abstract	In this paper we present a bit-level hybrid channel error model (HCEM) to represent multipath fading wireless channels. Our model divides the received error marking sequences into blocks of different lengths. Within each block, bit errors occur according to the independent model with mean bit error rate e. We define p to be a threshold bit error rate and if the bit error rate of a block is not greater than p, we associate it with a benign block and vice versa. For any block being of length n, we compute the probability PG it is a benign block and the probability PB it is a malign block. Between blocks, we define a new class of two-state Markov channel model. It adopts a benign block state G and a malign block state B. We take PG and PB as approximate values of the steady-state probability of being a benign block state and a malign block state respectively. For an error marking sequence, we show basic principles of choosing suited model parameters: (n, p, e) in theory. We set up an office wireless environment and show how to choose optimum model parameters: (n, p, e) based on data.
Starting Page	8
Ending Page	12
File Size	378529
Page Count	5
File Format	PDF
ISBN	9781467322010
e-ISBN	9781467322041
DOI	10.1109/ICNIDC.2012.6418701
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-09-21
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Fading Steady-state probability Computational modeling Threshold bit error rate Bit error rate Benign blocks Hidden Markov models Markov processes Markov channel model Steady-state Malign blocks Channel models
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in