NDLI: Asymmetrical modular mutilevel converter (A-MMC) based HVDC system

Content Provider	IEEE Xplore Digital Library
Author	Iyer, K.V. Sahoo, A.K. Mohan, N.
Copyright Year	2015
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Univ. of Minnesota, Minneapolis, MN, USA (Iyer, K.V.; Sahoo, A.K.; Mohan, N.)
Abstract	Over the past years, modular multilevel converters (MMC) have been widely researched as a preferred option among voltage source converters for HVDC transmission system. The converter presents modularity to generate high number of output voltage levels by simple series connection of modules, resulting in higher reliability and easy failure management/maintenance. Synthesis of near sinusoidal output voltage waveforms by multilevel operation requires pulse-width modulation at relatively lower switching frequencies, resulting in reduced switching losses. In this paper, asymmetrical submodules in the MMC based HVDC system have been investigated. Use of asymmetrical submodules with different capacitor voltages results in lesser number of semiconductor switches for the same number of output voltage levels, thus reducing the overall size of the converter system. The operating principle using different carrier based modulation schemes is discussed in detail. Modified voltage balancing algorithms based on well known sorting algorithm and PI controller have been investigated for their feasibility to asymmetrical-MMC operation. Simulations with preliminary experimental results are presented to validate the proposed converter operation.
Starting Page	4693
Ending Page	4699
File Size	1003643
Page Count	7
File Format	PDF
e-ISBN	9781467371513
DOI	10.1109/ECCE.2015.7310323
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-09-20
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	HVDC transmission Capacitors Modulation High voltage direct-current (HVDC) Switches Logic gates Topology Modular multilevel converter (MMC) Voltage control Asymmetrical submodules Pulse-width modulation Voltage balancing algorithm
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in