NDLI: Modeling graphic subsystem for M5 simulator

Content Provider	IEEE Xplore Digital Library
Author	Wen Jian Ong Samsudin, K. Ramli, A.R. Adnan, W.A.W.
Copyright Year	2011
Description	Author affiliation: Department of Computer and Communication Systems Engineering, Faculty of Engineering, Universiti Putra Malaysia, 43400, Serdang, Selangor, Malaysia (Wen Jian Ong; Samsudin, K.; Ramli, A.R.; Adnan, W.A.W.)
Abstract	In computer architecture research and design, simulator is a viable alternative for researchers to evaluate the functionality and performance of the future computer systems architecture. The cost and timeline to complete a project tremendously can be reduced with simulators, as it allows a quick quantitative evaluation of the wide range of architectures in computer systems, such as CPU, memory and I/O system. The M5 simulator, is one of the open source computer architecture available. This paper propose a graphic subsystem for the existing M5 simulator to allow research and development activities in the area especially for Graphic Processing Unit (GPU). The GPU model chosen for the M5 simulator is the PCI based Voodoo 3 GPU, manufactured by the 3Dfx Interactive Inc. The functionality of the built GPU model are evaluated by using several software engineering testing methodologies, and the programmability of the model is tested by using the Glide API, the 3D graphics API developed for the Voodoo Graphics 3D accelerator cards.
Starting Page	294
Ending Page	299
File Size	644033
Page Count	6
File Format	PDF
ISBN	9781612849317
e-ISBN	9781612849317
DOI	10.1109/ICOS.2011.6079308
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-09-25
Publisher Place	Malaysia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	M5 simulator Object oriented modeling Linux Computer architecture Voodoo 3 GPU Three dimensional displays Registers Kernel Graphic subsystem Graphics processing unit
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Improved GPU Simulator for Spiking Neural P Systems

GPU-based NoC simulator

On the GPU-CPU Performance Portability of OpenCL for 3D Stencil Computations

Barra: A Parallel Functional Simulator for GPGPU

gem5-gpu: A Heterogeneous CPU-GPU Simulator

A GPU-based interactive bio-inspired visual clustering

Phase Map Generation for Phase Shift Moire Using CUDA

Saksham: Customizable x86 Based Multi-Core Microprocessor Simulator

Fast analytical modeling of Compton scatter using point clouds and graphics processing unit (GPU)

Modeling graphic subsystem for M5 simulator

Similar Documents

An Improved GPU Simulator for Spiking Neural P Systems

GPU-based NoC simulator

On the GPU-CPU Performance Portability of OpenCL for 3D Stencil Computations

Barra: A Parallel Functional Simulator for GPGPU

gem5-gpu: A Heterogeneous CPU-GPU Simulator

A GPU-based interactive bio-inspired visual clustering

Phase Map Generation for Phase Shift Moire Using CUDA

Saksham: Customizable x86 Based Multi-Core Microprocessor Simulator

Fast analytical modeling of Compton scatter using point clouds and graphics processing unit (GPU)

Modeling graphic subsystem for M5 simulator