NDLI: Optimal granularity of test generation in a distributed system

Content Provider	IEEE Xplore Digital Library
Author	Fujiwara, H. Inoue, T.
Copyright Year	1989
Description	Author affiliation: Dept. of Comput. Sci., Meiji Univ., Kawasaki, Japan (Fujiwara, H.; Inoue, T.)
Abstract	The problem of test generation for logic circuits is known to be NP-hard, and hence it is very hard to speed up the test generation process due to its backtracking mechanism. The authors present an approach to parallel processing of test generation for logic circuits in a loosely coupled distributed network of general-purpose computers. They analyze the effects of the allocation of target faults to processors, the optimal granularity (grain size of target faults), and the speedup ratio of the multiple-processor system to a single-processor system. To analyze the case in which a test pattern generated for one fault can also be a test pattern for other faults if fault simulation is performed, they introduce a ratio of newly processed faults to target faults and derive the expressions of optimal granularity in cases of both static and dynamic task allocation. They also derive an expression of the speedup of a multiple-processor system in the homogeneous case. The analysis indicates that the speedup approaches N, the number of servers, if the data transfer time per fault and the waiting time per communication are much smaller than the processing time per fault and if the decrease ratio of newly processed faults due to overlapped processing is much smaller than the ratio of newly processed faults.<>
Starting Page	158
Ending Page	161
File Size	352069
Page Count	4
File Format	PDF
ISBN	0818619864
DOI	10.1109/ICCAD.1989.76926
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1989-11-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	System testing Circuit faults Circuit testing Logic testing Logic circuits Parallel processing Coupling circuits Computer networks Concurrent computing Distributed computing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Optimal granularity of test generation in a distributed system

An optimal scheme of parallel processing for test generation in a distributed system

Test generation in a distributed environment

Effective parallel processing techniques for the generation of test data for a logic built-in self test system

An efficient dynamic parallel approach to automatic test pattern generation

An investigation of circuit partitioning for parallel test generation

Sequential Circuit Test Generation on a Distributed System

Optimal granularity and scheme of parallel test generation in a distributed system

Distributed Genetic Algorithm of Test Generation For Digital Circuits

Optimal granularity of test generation in a distributed system

Similar Documents

Optimal granularity of test generation in a distributed system

An optimal scheme of parallel processing for test generation in a distributed system

Test generation in a distributed environment

Effective parallel processing techniques for the generation of test data for a logic built-in self test system

An efficient dynamic parallel approach to automatic test pattern generation

An investigation of circuit partitioning for parallel test generation

Sequential Circuit Test Generation on a Distributed System

Optimal granularity and scheme of parallel test generation in a distributed system

Distributed Genetic Algorithm of Test Generation For Digital Circuits

Optimal granularity of test generation in a distributed system