NDLI: Software-assisted cache replacement mechanisms for embedded systems

Content Provider	IEEE Xplore Digital Library
Author	Jain, P. Devadas, S. Engels, D. Rudolph, L.
Copyright Year	2001
Description	Author affiliation: Lab. for Comput. Sci., MIT, Cambridge, MA, USA (Jain, P.)
Abstract	We address the problem of improving cache predictability and performance in embedded systems through the use of software-assisted replacement mechanisms. These mechanisms require additional software controlled state information that affects the cache replacement decision. Software instructions allow a program to kill a particular cache element, i.e. effectively make the element the least recently used element, or keep that cache element, i.e. the element will never be evicted. We prove basic theorems that provide conditions under which kill and keep instructions can be inserted into program code, such that the resulting performance is guaranteed to be as good as or better than the original program run using the standard LRU policy. We developed a compiler algorithm based on the theoretical results that, given an arbitrary program, determines when to perform software-assisted replacement, i.e., when to insert either a kill or keep instruction. Empirical evidence is provided that shows that performance and predictability (worst-case performance) can be improved for many programs.
Starting Page	119
Ending Page	126
File Size	901689
Page Count	8
File Format	PDF
ISBN	0780372476
ISSN	10923152
DOI	10.1109/ICCAD.2001.968607
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-11-04
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Embedded system Software performance System-on-a-chip Random access memory Embedded software Hardware Laboratories Computer science Code standards Program processors
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware/software managed scratchpad memory for embedded system

Design of a Reconfigurable Embedded Data Cache

SoftwareAssisted Cache Replacement Mechanisms for Embedded Systems (2001)

Instruction cache design space exploration for embedded software applications

Memory-CPU Size Optimization For Embedded System Designs

Bandwidth-aware reconfigurable cache design with hybrid memory technologies

Data locality enhancement for CMPs

Integrated code and data placement in two-dimensional mesh based chip multiprocessors

Asymmetric DRAM synthesis for heterogeneous chip multiprocessors in 3D-stacked architecture

Software-assisted cache replacement mechanisms for embedded systems

Similar Documents

Hardware/software managed scratchpad memory for embedded system

Design of a Reconfigurable Embedded Data Cache

SoftwareAssisted Cache Replacement Mechanisms for Embedded Systems (2001)

Instruction cache design space exploration for embedded software applications

Memory-CPU Size Optimization For Embedded System Designs

Bandwidth-aware reconfigurable cache design with hybrid memory technologies

Data locality enhancement for CMPs

Integrated code and data placement in two-dimensional mesh based chip multiprocessors

Asymmetric DRAM synthesis for heterogeneous chip multiprocessors in 3D-stacked architecture

Software-assisted cache replacement mechanisms for embedded systems