NDLI: Allocation of multiport memories for hierarchical data streams

Content Provider	IEEE Xplore Digital Library
Author	Lippens, P.E.R. van Meerbergen, J.L. Verhaegh, W.F.J. van der Werf, A.
Copyright Year	1993
Description	Author affiliation: Philips Res. Lab., Eindhoven, Netherlands (Lippens, P.E.R.)
Abstract	A multiport memory allocation problem for hierarchical, i.e. multi-dimensional, data streams is described. Memory allocation techniques are used in high level synthesis for foreground and background memory allocation, the design of data format converters, and the design of synchronous inter-processor communication hardware. The techniques presented in this paper differ from other approaches in the sense that data streams are considered to be design entities and are not expanded to individual samples. A formal model for hierarchical data streams is given and a memory allocation algorithm is presented. The algorithm comprises two steps: data routing and assignment of signal delays to memories. A number of sub-problems are formulated as ILP programs. In the presented form, the allocation algorithm only considers interconnect costs, but memory size and other cost factors can be taken into account. The presented work is implemented in the memory allocation tool MEDEA which is part of the PHIDEO synthesis system.
Starting Page	728
Ending Page	735
File Size	775980
Page Count	8
File Format	PDF
ISBN	0818644907
DOI	10.1109/ICCAD.1993.580169
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-11-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay Registers High level synthesis Costs Signal synthesis Pipeline processing Clocks Laboratories Hardware Routing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High throughput pipelined data path synthesis by conserving the regularity of nested loops

Automated design of wave pipelined multiport register files

Combined hardware selection and pipelining in high performance data-path design

A heuristic for data path synthesis using multiport memories

Allocation of multiport memories in ASIC data path synthesis

Utilization of Multiport Memories in Data Path Synthesis

Efficient timing constraint derivation for optimally retiming high speed processing units

Performance-driven scheduling with bit-level chaining

Design Closure Driven Delay Relaxation Based on Convex Cost Network Flow

Allocation of multiport memories for hierarchical data streams

Similar Documents

High throughput pipelined data path synthesis by conserving the regularity of nested loops

Automated design of wave pipelined multiport register files

Combined hardware selection and pipelining in high performance data-path design

A heuristic for data path synthesis using multiport memories

Allocation of multiport memories in ASIC data path synthesis

Utilization of Multiport Memories in Data Path Synthesis

Efficient timing constraint derivation for optimally retiming high speed processing units

Performance-driven scheduling with bit-level chaining

Design Closure Driven Delay Relaxation Based on Convex Cost Network Flow

Allocation of multiport memories for hierarchical data streams