NDLI: Nonuniform Synchronous Sampling Analog Interface

Content Provider	IEEE Xplore Digital Library
Author	Saramov, E. Georgieva, M.
Copyright Year	2006
Description	Author affiliation: Sofia Tech. Univ., Sofia (Saramov, E.)
Abstract	Traditional analog-to-digital conversion with uniform sampling is simple, but it adds to SoCs redundancy in its output data, useless data conversions and as a result - large required memory and power consumption. Elimination of these problems can be achieved by changing the sampling type to nonuniform. The current implementations of nonuniform sampling show that this is the right direction for research and design of analog interfaces. We propose a synchronous nonuniform sampling based approach with timings, controlled by the input analog signal and system clock. The approach reduces the redundant data conversions and related buffer memory size and power supply consumption. The proposed structure is metastability free, and it provides simple conversion method to uniform-like sampling data. Input signal details are preserved with optimizible overhead. Aliasing problems are alleviated. Information loss during the sampling process is controllable. The two main drawbacks - added analog unit and slightly more complex processing/reconstruction software - are not essential for most of the systems.
Starting Page	329
Ending Page	333
File Size	198519
Page Count	5
File Format	PDF
ISBN	1424405505
DOI	10.1109/ISSE.2006.365124
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-05-10
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Sampling methods Data conversion Nonuniform sampling Signal sampling Analog-digital conversion Energy consumption Timing Control systems Clocks Power supplies
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low power data conversion based on Non-Uniform Sampling for multistandard receiver

A 6 bit resolution, 1 GSamples/sec. analog to digital converter

Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital Converters

Variable sampling window flip-flop for low-power application

Pseudorandomly controlled ADC characterization towards multistandard receiver

High frequency photonic analog-to-digital conversion using nonuniform sampling

A Novel Sampling Scheme for Efficient Analog to Digital Conversion

Scalable blind calibration of timing skew in high-resolution time-interleaved ADCs

A 22mW 227Msps 11b self-tuning ADC based on time-to-digital conversion

Nonuniform Synchronous Sampling Analog Interface

Similar Documents

Low power data conversion based on Non-Uniform Sampling for multistandard receiver

A 6 bit resolution, 1 GSamples/sec. analog to digital converter

Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital Converters

Variable sampling window flip-flop for low-power application

Pseudorandomly controlled ADC characterization towards multistandard receiver

High frequency photonic analog-to-digital conversion using nonuniform sampling

A Novel Sampling Scheme for Efficient Analog to Digital Conversion

Scalable blind calibration of timing skew in high-resolution time-interleaved ADCs

A 22mW 227Msps 11b self-tuning ADC based on time-to-digital conversion

Nonuniform Synchronous Sampling Analog Interface