Please wait, while we are loading the content...
| Content Provider | IEEE Xplore Digital Library |
|---|---|
| Author | Dawwd, S.A. |
| Copyright Year | 2013 |
| Description | Author affiliation: Comput. Eng. Dept., Univ. of Mosul, Mosul, Iraq (Dawwd, S.A.) |
| Abstract | A novel Systolic Convolutional Neural Network (SCoNN) architecture suitable to be implemented in a single hardware die is proposed in this paper. A large size of memory is required to store the input and intermediate data resulted among convolutional layers in the CoNN. However, to parallelize the computations, multiple memory accesses should be achieved simultaneously. Consequently, memory bandwidth should be increased by the use of either fast expensive components or complicated managed interleaved scheme. Our proposed system can address this challenge efficiently. This is achieved due to the use of smaller memory to store the input pattern and to re-use it as an intermediate memory for inter-processing patterns that produced between two convolutional layers. Using systolic technique which can efficiently exploit its input leads to achieve this goal. A high parallelism level can be achieved with a minimal number of memory accesses. Also, the proposed computational units is designed to be suitable for processing an image of scaled resolutions. The reason behind that is attributed to using a sliding window architecture to implement the convolution process. Now apart from the size of the input pattern or window and instead of feeding the window across the image, the image is fed through the window due to using FIFO caching scheme. According to these advantages, an easily, efficient, and scalable SCoNN architecture can be implemented using small FPGA resources. |
| Sponsorship | IEEE |
| Starting Page | 221 |
| Ending Page | 224 |
| File Size | 430133 |
| Page Count | 4 |
| File Format | |
| ISBN | 9781479924523 |
| DOI | 10.1109/ICECS.2013.6815394 |
| Language | English |
| Publisher | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher Date | 2013-12-08 |
| Publisher Place | United Arab Emirates |
| Access Restriction | Subscribed |
| Rights Holder | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Subject Keyword | Arrays Random access memory Convolution Hardware Feature extraction Training |
| Content Type | Text |
| Resource Type | Article |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
| Sl. | Authority | Responsibilities | Communication Details |
|---|---|---|---|
| 1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
| 2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
| 3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
| 4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
| 5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
| 6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
| 7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
| 8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
| 9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
|
Loading...
|