NDLI: Power-Efficient and Low Latency Implementation of Programmable FIR filters Using Carry-Save Arithmetic

Content Provider	IEEE Xplore Digital Library
Author	Bekiaris, D. Sideris, I. Economakos, G. Pekmestzi, K.Z.
Copyright Year	2007
Description	Author affiliation: Nat. Tech. Univ. of Athens, Athens (Bekiaris, D.; Sideris, I.; Economakos, G.; Pekmestzi, K.Z.)
Abstract	This paper presents a new programmable finite-impulse response (FIR) digital filter scheme based on a low latency, power efficient architecture with reduced hardware complexity. In the proposed scheme, the input data is kept in bit-parallel form, while the coefficients enter the circuit in digit-serial form. The coefficient digits are encoded using the Modified Booth algorithm to reduce the partial products required for each multiplication. The structure of the filter is based on the technique of merging adjacent multiply-add units. The computation of the intermediate results is implemented using the carry-save arithmetic. Also, the coefficient digits of adjacent multiply-add units enter the filter in digit-skew form, while the input data sample remains stable until the relative output sample is produced. Thus, the proposed architecture results in a circuit with reduced hardware cost and lower power consumption, compared to other schemes presented in the bibliography.
Starting Page	1027
Ending Page	1030
File Size	343557
Page Count	4
File Format	PDF
ISBN	9781424413775
DOI	10.1109/ICECS.2007.4511168
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-12-11
Publisher Place	Morocco
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay Finite impulse response filter Arithmetic Hardware Circuits Digital filters Merging Computer architecture Costs Energy consumption
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient serial and parallel implementation of programmable fir filters based on the merging technique.

A new hardware efficient, low power FIR digital filter implementation approach

Multiplier blocks using carry-save adders

The Multiplier Tree FIR filter architecture

Low-power FIR digital filters using residue arithmetic

FIR digital filter implementation using flattened coefficient

Efficient parallel FIR filter implementations using frequency spectrum characteristics

A minimal-difference differential coefficients method for low complexity FIR filter realization

An implementation of a 2D FIR filter using the signed-digit number system

Power-Efficient and Low Latency Implementation of Programmable FIR filters Using Carry-Save Arithmetic

Similar Documents

Efficient serial and parallel implementation of programmable fir filters based on the merging technique.

A new hardware efficient, low power FIR digital filter implementation approach

Multiplier blocks using carry-save adders

The Multiplier Tree FIR filter architecture

Low-power FIR digital filters using residue arithmetic

FIR digital filter implementation using flattened coefficient

Efficient parallel FIR filter implementations using frequency spectrum characteristics

A minimal-difference differential coefficients method for low complexity FIR filter realization

An implementation of a 2D FIR filter using the signed-digit number system

Power-Efficient and Low Latency Implementation of Programmable FIR filters Using Carry-Save Arithmetic