NDLI: A Methodology to Evaluate the Energy Efficiency of Application Specific Processors

Content Provider	IEEE Xplore Digital Library
Author	Beucher, N. Belanger, N. Savaria, Y. Bois, G.
Copyright Year	2007
Description	Author affiliation: Ecole Polytech. de Montreal, Montreal (Beucher, N.; Belanger, N.; Savaria, Y.)
Abstract	This paper proposes an FPGA based methodology to assess the energy efficiency of application specific processors (ASIPs). This methodology is applied to a video processing algorithm, the motion compensated frame rate conversion (MC-FRC). Previous work has shown that designing a specific instruction set can enhance the performance with a speed-up of more than 80 fold. The purpose of this work is to quantify the energy efficiency of the resulting accelerated processor. This efficiency is evaluated by estimating the power and energy consumption of the processor and of the ASIP when running the algorithm. The results obtained show that the ASIP is more energy efficient than the standard processor by a factor of at least 40. This paper describes the methodology used to compute the power and energy consumption and explains the results through a more detailed analysis of the power and energy consumption.
Starting Page	983
Ending Page	986
File Size	248271
Page Count	4
File Format	PDF
ISBN	9781424413775
DOI	10.1109/ICECS.2007.4511157
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-12-11
Publisher Place	Morocco
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy efficiency Application specific processors Energy consumption Acceleration Field programmable gate arrays Registers Clocks Batteries Power engineering computing Frequency
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Energy efficiency of FPGAs and programmable processors for matrix multiplication

A dynamically reconfigurable asynchronous processor

Using function folding to improve silicon efficiency of reconfigurable arithmetic arrays

Clock gating architectures for FPGA power reduction

The design of a low energy FPGA

An energy and power consumption analysis of FPGA routing architectures

Beyond superscalar using FPGAs

On energy efficiency of reconfigurable systems with run-time partial reconfiguration

Customizable Heterogeneous Acceleration for Tomorrow's High-Performance Computing

A Methodology to Evaluate the Energy Efficiency of Application Specific Processors

Similar Documents

Energy efficiency of FPGAs and programmable processors for matrix multiplication

A dynamically reconfigurable asynchronous processor

Using function folding to improve silicon efficiency of reconfigurable arithmetic arrays

Clock gating architectures for FPGA power reduction

The design of a low energy FPGA

An energy and power consumption analysis of FPGA routing architectures

Beyond superscalar using FPGAs

On energy efficiency of reconfigurable systems with run-time partial reconfiguration

Customizable Heterogeneous Acceleration for Tomorrow's High-Performance Computing

A Methodology to Evaluate the Energy Efficiency of Application Specific Processors