NDLI: Applications of newly developed positive photosensitive block co-polyimides to CSPs

Content Provider	IEEE Xplore Digital Library
Author	Matsumoto, S. Xing Zhou Jin Fukushima, T. Miyamura, M. Itatani, H.
Copyright Year	2000
Description	Author affiliation: P I R&D Co. Ltd, Yokohama, Japan (Matsumoto, S.)
Abstract	Meeting the challenging market-defined needs of CSPs requires a new substrate technology to provide higher I/O densities, higher performance, thinner and lighter packaging structures. In this paper, applications to CSP interposer (CSP-IP) processes of newly developed positive photosensitive block co-polyimides (PPI) are discussed. Block co-polyimides are prepared in organic polar solvents by a sequential addition co-polymerization process in the presence of a binary catalyst. PPI polymer solutions are derived from block co-polyimides including photo-sensitizers. Advantages of these PPIs include: (1) no imidization process needs at high temperature; (2) PPIs with strong adhesion to Cu, Al and Si wafers; (3) thinner polyimide films with high durability; (4) positive photo-patterns with high resolution; (5) PPIs with high T/sub g/. In CSP-IP packaging processes using PPI, PPI's UV resolution workability gives highly uniform 20 /spl mu/m diameter via holes and highly uniform solder bumps attached to the polyimide layers. As PPI requires no imidization process after drying and curing, the heat requirements of CSP-IP processes are under 200/spl deg/C, which enables additional layers of lead I/O patterning between solder bumps without any solder bump deformations, giving higher I/O densities and size reduction to the new CSP-IP. PPI's pin-holeless performance using black masks in the processes keeps CSP-IP production cost very low, and it is possible to coat PPI polymer solutions directly on Si wafers to produce a wafer CSP with high production yield at low cost. Thinner layered CSP-IP packages by PPI could be applied to 3D-stacked CSP features.
Starting Page	367
Ending Page	372
File Size	795339
Page Count	6
File Format	PDF
ISBN	0780366441
DOI	10.1109/EPTC.2000.906402
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-12-07
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Chip scale packaging Polyimides Production Costs Solvents Polymers Temperature Adhesives Semiconductor films Workability
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Applications of newly developed positive photosensitive block co-polyimides to CSPs

Positive working photosensitive polymers for semiconductor surface coating

Development Of A Tapeless Lead-on-chip (loc) Package With I-line Photosensitive Thermosetting Polyamides

The resin molded chip size package (MCSP)

Multifunctional coatings for wafer-level chip scale packaging

Technical trends of LSI packaging: recent advances in CSPs and high density substrates

Novel die attach films having high reliability performance for lead-free solder and CSP

New evaluation method of CSPs board level reliability using strain gauge

Flex on cap-solder paste bumping

Applications of newly developed positive photosensitive block co-polyimides to CSPs

Similar Documents

Applications of newly developed positive photosensitive block co-polyimides to CSPs

Positive working photosensitive polymers for semiconductor surface coating

Development Of A Tapeless Lead-on-chip (loc) Package With I-line Photosensitive Thermosetting Polyamides

The resin molded chip size package (MCSP)

Multifunctional coatings for wafer-level chip scale packaging

Technical trends of LSI packaging: recent advances in CSPs and high density substrates

Novel die attach films having high reliability performance for lead-free solder and CSP

New evaluation method of CSPs board level reliability using strain gauge

Flex on cap-solder paste bumping

Applications of newly developed positive photosensitive block co-polyimides to CSPs