NDLI: Electrical performance trade-offs in ball grid array package designs

Please wait, while we are loading the content...

36th International Electronics Manufacturing Technology Conference

2012 35th IEEE/CPMT International Electronics Manufacturing Technology Conference (IEMT)

2010 34th IEEE/CPMT International Electronic Manufacturing Technology Symposium (IEMT)

2008 33rd IEEE/CPMT International Electronics Manufacturing Technology Conference (IEMT)

2006 Thirty-First IEEE/CPMT International Electronics Manufacturing Technology Symposium

2007 32nd IEEE/CPMT International Electronic Manufacturing Technology Symposium

IEEE/CPMT/SEMI 29th International Electronics Manufacturing Technology Symposium (IEEE Cat. No.04CH37585)

IEEE/CPMT/SEMI 28th International Electronics Manufacturing Technology Symposium, 2003. IEMT 2003.

27th Annual IEEE/SEMI International Electronics Manufacturing Technology Symposium

Twenty Sixth IEEE/CPMT International Electronics Manufacturing Technology Symposium (Cat. No.00CH37146)

Twenty Fourth IEEE/CPMT International Electronics Manufacturing Technology Symposium (Cat. No.99CH36330)

Twenty Third IEEE/CPMT International Electronics Manufacturing Technology Symposium (Cat. No.98CH36205)

Twenty Second IEEE/CPMT International Electronics Manufacturing Technology Symposium. IEMT-Europe 1998. Electronics Manufacturing and Development for Automotives (Cat. No.98CH36204)

Twenty First IEEE/CPMT International Electronics Manufacturing Technology Symposium Proceedings 1997 IEMT Symposium

Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium

Seventeenth IEEE/CPMT International Electronics Manufacturing Technology Symposium. 'Manufacturing Technologies - Present and Future'

Seventeenth IEEE/CPMT International Electronics Manufacturing Technology Symposium. 'Manufacturing Technologies - Present and Future'

Solder bumping through Super Solder

Underfill flow as viscous flow between parallel plates driven by capillary action

Void formation in flip-chip solder bumps. I

Fluxless flip-chip attachment techniques using the Au/Sn metallurgy

Flip chip process development techniques using a modified laboratory aligner bonder

Managing for a future [electronics manufacturing]

Estimating tools to support multi-path agility in electronics manufacturing

A framework for supply chain management in semiconductor manufacturing industry

Modeling the cost of ownership of assembly and inspection

Manufacturing ownership through process re-engineering

How TOC & TPM work together to build the quality toolbox of SDWTs

Run by run (generalized SPC) control of semiconductor processes on the production floor

Correlation between yield and waiting time: a quantitative study

Contamination control using production test data

Reducing cycle time through programmable multichip modules

Run by run control of chemical-mechanical polishing

Metrology control for an advanced 200 mm sub-micron wafer fab

High-density build-up wiring boards using conventional printed wiring boards process

Electrical and mechanical studies of MCM-D interconnect structure

COB and COC for low cost and high density package

Electrical performance analysis of a three-dimensional package

Laser micromachining of through via interconnects in active die for 3D multichip module

Dual chip memory package

Product integrity assessment using fatigue synthesis for avionics programs

Reliability of novel die attach adhesive for snap curing

Reliability of soldered silicon devices on copper alloys

Temperature accelerated life test (ALT) at the circuit board level

Plasma process control with optical emission spectroscopy

Inspection of short fault in power-plane with irregular and perforated shapes [MCMs]

Laser ablation forward deposition of metal lines for electrical interconnect repair

Reusable modeling capabilities for simulating high volume electronics manufacturing systems

New methodology of dynamic lot dispatching: required turn rate

Fluctuation smoothing scheduling policies for multiple process flow fabrication plants

Decomposition algorithms for scheduling semiconductor testing facilities

Production improvements using a forward scheduler

Designing response surface model based Run by Run controllers: a new approach

Development of integrated process control system utilizing neural network for plasma etching

Real-time diagnosis of semiconductor manufacturing equipment using neural networks

Automated inspection of solder joints-a neural network approach

Lead free interconnect materials for the electronics industry

Solderability testing of alternate component termination materials with lead free solder alloys

Measurements of thermal conductivity and specific heat of lead free solder

Thermomechanical stress-strain hysteresis of Sn-Bi eutectic solder alloy

Total contamination control: the minienvironment era

The experience of lead users in the adoption of minienvironment technology

Design of future single wafer logic fabs

Impact of minienvironments on facilities cost

Utilizing production data to increase factory capacity

Development of ultra-fine pitch ball bonding technology

Fine pitch thermosonic wire bonding

Development of 0.5 mm thick small outline packages

A novel structure to realize crack-free plastic package during reflow soldering process-development of CSS (chip side support) package

Distributed control of hot bar thermode in fine pitch surface mount assembly

Laser-diode based soldering system with vision capabilities

Nitrogen reflow ovens: the effect exit temperature has on benzotriazole coated copper boards

Towards a standard for differential scanning calorimetry measurement of solder paste products

Flux activity evaluation using the wetting balance

Measurement of solder paste component retention properties

Optimization of solder paste printability with laser inspection technique

A simple and reproducible method towards fabricating defect-free and reliable solder joints

Soldering on gold plated substrates-solder joint reliability and integrity of surface components

Effective modeling of factory throughput times

Alternative facility layouts for semiconductor wafer fabrication facilities

Model-based product quantity control

A robust metric for measuring within-wafer uniformity

LSM vision gage R&R study

The resin molded chip size package (MCSP)

Electrical performance trade-offs in ball grid array package designs

Mounting technology of BGA-P and BGA-T

Area bonding conductive epoxy adhesives for low cost grid array chip carriers

Advanced interconnect and low cost /spl mu/ stud BGA

An overview of manufacturing BGA technology

Applying DFM in the semiconductor industry

Development of design for manufacture

Design for manufacturability and design for "X": concepts, applications, and perspectives

Issues in low-cost manufacture of reliable optoelectronic systems

Process integration and optimization of GaAs MESFET and MSM based opto-electronics integrated circuit (OEIC) using statistical experimental design techniques

Single-wafer processing: opportunities and challenges

Ericsson's VLSI mini-fab strategy; low volume VLSI fab to ensure short time to market for Ericsson telecom systems and products

Batchless factory concept for very short cycle time semiconductor manufacturing

The impact of single-wafer processing on fab cycle time

Technology/strategy management issues for semiconductor technology

Properties of thin layers of Sn62Pb36Ag2

Iterative capacity allocation and production flow estimation for scheduling semiconductor fabrication

Proceedings of 16th IEEE/CPMT International Electronic Manufacturing Technology Symposium

Thirteenth IEEE/CHMT International Electronics Manufacturing Technology Symposium

[1991 Proceedings] Eleventh IEEE/CHMT International Electronics Manufacturing Technology Symposium

Electrical performance trade-offs in ball grid array package designs

Content Provider	IEEE Xplore Digital Library
Author	Wang, K.N. Adam, J.M. Dziekowicz, P.A.
Copyright Year	1995
Description	Author affiliation: Digital Equipment Corp., USA (Wang, K.N.; Adam, J.M.; Dziekowicz, P.A.)
Abstract	Summary form only given, as follows. Many new types of ball grid array packages have been introduced or proposed in the last year as alternatives to PQFPs and PGAs. These include single and multilayer configurations for both plastic and metal BGAs based on a variety of material and process technologies. A commonly claimed advantage of all these BGAs is improved electrical performance. With continued increases in clock speed and reductions in noise margins due to voltage scaling, electrical performance will become a driving force for introduction of BGAs in many products. A detailed study of the electrical performance of a selected set of single and multilayer BGA packages was completed. The different package models were generated using a field solver and analyzed for their signal integrity characteristics using SPICE. This includes an analysis of how closely the output signals and the input signals match under varying load conditions. The design and performance of the selected BGA packages were then assessed based on initial simulation results, and a set of design guidelines to optimize electrical performance were developed. These design guidelines can then be applied based on product needs. This paper will address the electrical performance and relative complexity and cost factors facing the engineer and suggest optimal choices for the varying load conditions and chip types.
File Size	49476
File Format	PDF
ISBN	0780329961
DOI	10.1109/IEMT.1995.526196
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-10-02
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Electronics packaging Nonhomogeneous media Signal analysis Guidelines Plastics Inorganic materials Clocks Noise reduction Voltage Character generation
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in