NDLI: A dual damascene hard metal capped Cu and Al-alloy for interconnect wiring of ULSI circuits

Content Provider	IEEE Xplore Digital Library
Author	Dalal, H.M. Joshi, R.V. Rathore, H.S. Fillipi, R.
Copyright Year	1993
Description	Author affiliation: Microelectron. Div., IBM Corp., East Fishkill, NY, USA (Dalal, H.M.)
Abstract	This paper extends the application of hard-capped low resistivity metal damascene technology to submicron ULSI circuits utilizing a variety of hard and soft layers which are difficult to etch by conventional RIE process. The structure results in excellent yields, low via resistance, good corrosion and electromigration resistance by maintaining the planarity at all levels. Also the wear resistance of the soft layer, normally difficult to achieve, is significantly improved by a hard cap during damascene. The reliability, metal comb-serpentine shorts, opens and via resistances and fill properties of this technique using pitches down to 0.6 /spl mu/m are evaluated and "real life" product wafers with 1.0 /spl mu/m pitch are fabricated in the manufacturing environment. The example of this combination is the use of B/sub 1Cu/B/sub 2CVD W (where B/sub 1/ and B/sub 2/ are diffusion barriers chosen from PVD Ti/Cr-CrO/sub x/, Ti, Ti/Ta sandwich layers) and B/sub 3Al-alloy/B/sub 4CVD W where (B/sub 3/ and B/sub 4/ are diffusion barrier chosen from PVD Ti/TiN, Ti, Ti/W layers).<>
Starting Page	273
Ending Page	276
File Size	300785
Page Count	4
File Format	PDF
ISBN	0780314506
ISSN	01631918
DOI	10.1109/IEDM.1993.347353
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-12-05
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Atherosclerosis Integrated circuit interconnections Conductivity Ultra large scale integration Etching Corrosion Electromigration Maintenance Manufacturing Tin
Content Type	Text
Resource Type	Article
Subject	Materials Chemistry Electronic, Optical and Magnetic Materials Condensed Matter Physics Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in