NDLI: Characterization of MOSFETs formed by gate masked ion implantation technique

Content Provider	IEEE Xplore Digital Library
Author	Bower, R.W. Dill, H.G. Aubuchon, K.G. Thompson, S.A.
Copyright Year	1967
Description	Author affiliation: Hughes Research Laboratories, Newport Beach, Calif. (Bower, R.W.)
Abstract	Ion implanted MOSFETs formed with the gate as source-drain mask were described at the 1966 I EDM. These devices exhibited low Miller capacitance and freedom from critical mask alignment. Hewever, the devices were unstable because ions were implanted into unpassivated silicon. In addition, the characteristics were fixed because heavy ion concentrations were required for contact formation. MOSFETs formed by a combination of diffusion and ion implantation have recently been investigated. They retain the major attributes of the previously described device, but have greater stability and flexibility of characteristics. An offset-gate diffused device is first formed by standard techniques. The drain p-region is then extended to the edge of the gate by Boron implantation through the oxide-passivated area connecting the gate and diffused drain. The metallic gate acts as a mask to prevent ion doping of the modulated channel region. Device stability is achieved by implanting the ions through a passivated oxide layer. With diffused contact areas, the implanted doping concentration can be varied to allow formation of devices which simulate the Insulated Gate Tetrode. A light implantation produces high drain to source breakdown and low frequency response while heavy implantation produces low breakdown and high frequency response. The device fabrication procedure will be described. Noise, frequency response, and drain to sourer breakdown voltage will be evaluated at various implantation doping levels. Results will be compared with conventional devices.
Starting Page	38
Ending Page	40
File Size	181612
Page Count	3
File Format	PDF
DOI	10.1109/IEDM.1967.187799
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1967-10-18
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	MOSFETs Ion implantation Doping Frequency response Stability Electric breakdown Capacitance Silicon Boron Joining processes
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

550 V superjunction 3.9 /spl Omega/mm/sup 2/ transistor formed by 25 MeV masked boron implantation

Characterization of MOSFETs formed by gate masked ion implantation technique

Vertical p-channel double-gate MOSFETs

Monte Carlo Simulation of Ion Implantation for Doping of Strained Silicon MOSFETs

Fabrication of enhancement n-channel Mosfets using ion implanted boron for controlled channel doping

A high voltage offset-gate SOS/MOS transistor

Proton radiation hardening of silicon oxynitride gate nMOSFETs formed by nitrogen implantation into silicon prior to oxidation

Formation of deep sub-micron buried channel pMOSFETs with plasma doping

Control of emission characteristics of silicon field emitter arrays by ion implantation technique

Characterization of MOSFETs formed by gate masked ion implantation technique

Similar Documents

550 V superjunction 3.9 /spl Omega/mm/sup 2/ transistor formed by 25 MeV masked boron implantation

Characterization of MOSFETs formed by gate masked ion implantation technique

Vertical p-channel double-gate MOSFETs

Monte Carlo Simulation of Ion Implantation for Doping of Strained Silicon MOSFETs

Fabrication of enhancement n-channel Mosfets using ion implanted boron for controlled channel doping

A high voltage offset-gate SOS/MOS transistor

Proton radiation hardening of silicon oxynitride gate nMOSFETs formed by nitrogen implantation into silicon prior to oxidation

Formation of deep sub-micron buried channel pMOSFETs with plasma doping

Control of emission characteristics of silicon field emitter arrays by ion implantation technique

Characterization of MOSFETs formed by gate masked ion implantation technique