NDLI: Implementation of power transmission lines to field programmable gate array ICs for managing signal and power integrity

Content Provider	IEEE Xplore Digital Library
Author	Sang Kyu Kim Telikepalli, S. Sung Joo Park Swaminathan, M. Keezer, D. Youkeun Han
Copyright Year	2013
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA (Sang Kyu Kim; Telikepalli, S.; Sung Joo Park; Swaminathan, M.; Keezer, D.) \|\| Memory Div., Samsung Electron. Co. Ltd., Hwasung, South Korea (Youkeun Han)
Abstract	As the operating frequencies of electronic devices increase, power and signal integrity have become a major issue. Simultaneous switching noise (SSN) is a major problem that restricts the performance of high speed digital systems. SSN leads to voltage fluctuations during data transitions which can induce excessive noise. SSN is caused by parasitic inductance components in the power delivery network (PDN) that manifest themselves through via transitions, apertures on reference plane, split planes and even solid planes. A new method has been proposed to address this problem, which employs power transmission lines (PTL) that supply power to integrated circuits instead of using the conventional power/ground plane pairs. This along with current balancing can be used to manage return path discontinuities and power supply noise. Many of the published work in this area have proved that the PTL concept is able to reduce SSN and enhance power and signal integrity. Pseudo-balanced power transmission line (PB-PTL) concept has been shown to improve performance and reduce power consumption. However, this has only been applied to relatively simple test vehicles. In this paper, the PB-PTL scheme has been extended for driving multiple I/O drivers in field programmable gate array (FPGA) ICs. This paper discusses the theory, simulation and measurement results for this implementation.
Starting Page	322
Ending Page	327
File Size	1515632
Page Count	6
File Format	PDF
ISBN	9781479904082
ISSN	21581118
e-ISBN	9781479904105
DOI	10.1109/ISEMC.2013.6670431
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-08-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Encoding Vehicles Power transmission lines Field programmable gate arrays Power supplies Resistors Jitter
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Managing signal and power integrity using power transmission lines and alternative signaling schemes

20V-high speed low cost arbitrary waveform generator for ICs immunity test

Digital beamforming for smart antennas

Pre-driver PDN SSN, OPD, data encoding, and their impact on SSJ

High-Speed Fault Classification in Power Lines: Theory and FPGA-Based Implementation

Signal integrity in reflection-limited channels

An RSFQ Superconductive Programmable Gate Array

A digitally beam-steerable antenna array system for positioning-based tracking applications

Floating Gate-Based Field Programmable Mixed-Signal Array

Implementation of power transmission lines to field programmable gate array ICs for managing signal and power integrity

Similar Documents

Managing signal and power integrity using power transmission lines and alternative signaling schemes

20V-high speed low cost arbitrary waveform generator for ICs immunity test

Digital beamforming for smart antennas

Pre-driver PDN SSN, OPD, data encoding, and their impact on SSJ

High-Speed Fault Classification in Power Lines: Theory and FPGA-Based Implementation

Signal integrity in reflection-limited channels

An RSFQ Superconductive Programmable Gate Array

A digitally beam-steerable antenna array system for positioning-based tracking applications

Floating Gate-Based Field Programmable Mixed-Signal Array

Implementation of power transmission lines to field programmable gate array ICs for managing signal and power integrity