NDLI: Noise verification techniques for the mixed-signal chip/package/board of digital TV systems

Content Provider	IEEE Xplore Digital Library
Author	Tanaka, M.S. Takeuchi, O. Ogawa, H. Ono, M. Uchida, H. Sasaki, H.
Copyright Year	2010
Description	Author affiliation: Renesas Electronics Corporation, Kawasaki, Japan (Tanaka, M.S.; Takeuchi, O.; Ogawa, H.; Ono, M.; Uchida, H.; Sasaki, H.)
Abstract	Digital noise caused by power and signal distribution networks propagates to a noise-sensitive analog macro through the chip, package and board in a mixed-signal system. The noise propagation degrades electrical performances of the mixed-signal system. The latest digital TV systems, especially, mounting an image-processing system LSI request 10-bits accuracy ADCs (Analog-Digital Converter) and the noise suppression of less than 0.24mV(12-bit resolution) in order to realize high-definition video pictures. This paper describes very small noise chip-package-board co-design and verification techniques we developed for mixed-signal systems, like digital TV systems, mounting high-resolution ADCs. Simulations and measurements using a 90-nm process TEG (Test Element Group) chip involving ADCs demonstrate the validation of these techniques. Near magnetic field distributions widely used to diagnose sources of electromagnetic interference (EMI) problems also apply to these noise co-design and co-simulation. We have defined the very small noise described in this paper as “micro noise”.
Starting Page	205
Ending Page	208
File Size	1370447
Page Count	4
File Format	PDF
ISBN	9781424468652
e-ISBN	9781424468676
e-ISBN	9781424468669
DOI	10.1109/EPEPS.2010.5642583
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-10-25
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Noise Power supplies Semiconductor device measurement Couplings Substrates Digital TV Silicon co-simulation mixed-signal noise design noise verification co-design
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Chip-package co-design for mixed SoC

Comprehensive design considerations in die-package-board transceiver channel co-simulation

Co-evaluation of power supply noise of CMOS microprocessor using on-board magnetic probing and on-chip waveform capturing techniques

Chip-package co-design methodology for global co-simulation of re-distribution layers (RDL)

Signal-power integrity co-simulations of high speed systems via chip-package-PCB co-analysis methodology

Estimation and suppression of substrate noise in mixed-signal integrated circuits

Physical Model for Power Supply Noise and Chip/Package Co-Design in Gigascale Systems with the Consideration of Hot Spots

Upper/Lower Boundary Estimation of Package Interconnect Parasitics for Chip-Package Co-Design

Experimental verification and analysis for noise isolation of analog and digital chip-package-PCB hierarchical power distribution network

Noise verification techniques for the mixed-signal chip/package/board of digital TV systems

Similar Documents

Chip-package co-design for mixed SoC

Comprehensive design considerations in die-package-board transceiver channel co-simulation

Co-evaluation of power supply noise of CMOS microprocessor using on-board magnetic probing and on-chip waveform capturing techniques

Chip-package co-design methodology for global co-simulation of re-distribution layers (RDL)

Signal-power integrity co-simulations of high speed systems via chip-package-PCB co-analysis methodology

Estimation and suppression of substrate noise in mixed-signal integrated circuits

Physical Model for Power Supply Noise and Chip/Package Co-Design in Gigascale Systems with the Consideration of Hot Spots

Upper/Lower Boundary Estimation of Package Interconnect Parasitics for Chip-Package Co-Design

Experimental verification and analysis for noise isolation of analog and digital chip-package-PCB hierarchical power distribution network

Noise verification techniques for the mixed-signal chip/package/board of digital TV systems