NDLI: Scheduling of DSP data flow graphs with processing times characterized by fuzzy sets

Content Provider	IEEE Xplore Digital Library
Author	Itradat, A. Ahmad, M.O. Shatnawi, A.
Copyright Year	2004
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Concordia Univ., Montreal, Que., Canada (Itradat, A.; Ahmad, M.O.)
Abstract	In recent years a great deal of research has been conducted in the area of scheduling DSP data flow graphs onto multiprocessing systems. Most of the static scheduling techniques assume the worst case or the best case computational delay of the functional units used in the target architecture. This assumption is not realistic, since some of the computational times of the DSP tasks may be imprecise due to the fact that during early design phases, the characteristics of the final implementation of the functional units are not be known. In this paper, the impreciseness of the processing times of the functional units is taken into consideration by considering them as fuzzy sets, and then using fuzzy arithmetic to build the time schedule. The range of control steps (mobility) which represents the possible firing times of a task is determined, and a fuzzy rule base is employed to infer the degree of acceptability in selecting a certain control step within this range.
Sponsorship	Cisco Syst. General Elec. Ryerson Univ. AVFX Audio Visual Bell Canada Dofasco Dye & Durham Gennum Corp. IEEE Canada Found. Univ. of Toronto Niagara College of Appl. Arts and Technol
Starting Page	1245
Ending Page	1248
File Size	451153
Page Count	4
File Format	PDF
ISBN	0780382536
ISSN	08407789
DOI	10.1109/CCECE.2004.1349622
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-05-02
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Digital signal processing Flow graphs Fuzzy sets Processor scheduling Signal processing High level synthesis Circuit synthesis Signal synthesis Speech synthesis Multiprocessing systems
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Processor Allocation of DSP Applications Onto Heterogeneous Multiprocessor Architectures

Minimization of I/O Delay in the architectural synthesis of DSP data flow graphs

Rate-Optimal DSP Synthesis by Pipeline and Minimum Unfolding

Rate-optimal static scheduling for DSP data flow graphs onto multiprocessors

High level synthesis of multi-precision data flow graphs

Rate-optimal DSP synthesis by pipeline and minimum unfolding

Hierarchical scheduling of DSP programs onto multiprocessors for maximum throughput

Scheduling of DSP programs onto multiprocessors for maximum throughput

ILP-based cost-optimal DSP synthesis with module selection and data format conversion

Scheduling of DSP data flow graphs with processing times characterized by fuzzy sets

Similar Documents

A Processor Allocation of DSP Applications Onto Heterogeneous Multiprocessor Architectures

Minimization of I/O Delay in the architectural synthesis of DSP data flow graphs

Rate-Optimal DSP Synthesis by Pipeline and Minimum Unfolding

Rate-optimal static scheduling for DSP data flow graphs onto multiprocessors

High level synthesis of multi-precision data flow graphs

Rate-optimal DSP synthesis by pipeline and minimum unfolding

Hierarchical scheduling of DSP programs onto multiprocessors for maximum throughput

Scheduling of DSP programs onto multiprocessors for maximum throughput

ILP-based cost-optimal DSP synthesis with module selection and data format conversion

Scheduling of DSP data flow graphs with processing times characterized by fuzzy sets