NDLI: Hybrid multilevel inverter drive with synchronous modulation and current waveform improvement

Content Provider	IEEE Xplore Digital Library
Author	Cordova, L. Silva, C. Lezana, P.
Copyright Year	2009
Description	Author affiliation: Electronics Engineering Department, Universidad Técnica Federico Santa María, Av. España 1680, Valparaíso, CHILE (Cordova, L.; Silva, C.) \|\| Electrical Engineering Department, Universidad Técnica Federico Santa María, Av. España 1680, Valparaíso, CHILE (Lezana, P.)
Abstract	The use of multilevel converters is widespread in medium-voltage applications due to their inherent capability to share the voltage between the power devices. More than one multilevel topology can be combined to form a single Hybrid Converter with improved capabilities. In particular, the series connection of a neutral point clamped (NPC) as a main inverter, providing the active power, and a floating H-Bridge in each phase as conditioning inverters is analyzed in this paper. The function of these conditioning inverters is to compensate the harmonics generated by the main inverter, reducing the current distortion by delivering reactive power. The switching frequency of the main inverter is limited to reduce the switching losses by means of synchronous pulsewidth modulation. In this work, synchronous optimal pulsewidth modulation that minimize the weighted voltage THD in the NPC has been selected, while higher frequency subharmonic PWM is used for the floating H-Bridges. Design criteria for the selection of a proper value for the H-Bridge dc-link voltage and a simple control algorithm for its regulation are proposed. This scheme achieves currents with low distortion, resulting in a lower torque ripple and lower machine losses in a induction motor drive. Experimental results using a 2.5kW converter prototype feeding a R-L load are shown to illustrate the operation of this topology and dynamic operation of an induction machine fed by this converter under V/f control is presented.
Starting Page	158
Ending Page	164
File Size	1266996
Page Count	7
File Format	PDF
ISBN	9781424442515
DOI	10.1109/IEMDC.2009.5075199
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-05-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pulse width modulation inverters Pulse width modulation Topology Medium voltage Power system harmonics Power generation Harmonic distortion Reactive power Switching frequency Switching loss
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Digital switching scheme for cascaded multilevel inverters

A low-distortion multilevel pulse-width modulated inverter topology

Control of an hybrid multilevel inverter for current waveform improvement

A vector control technique for medium voltage multilevel inverters

Selective harmonic elimination modulation method for multilevel inverters

A Graphical Approach to Switching Losses and Harmonics Distortion For Carrier SVPWM Methods In Multilevel Inverters

Sinusoidal pulse width modulation (SPWM) with variable carrier synchronization for multilevel inverter controllers

Multilevel inverters: a comparative study of pulse width modulation techniques.

Multiplication based synthesis of grid tied inverters

Hybrid multilevel inverter drive with synchronous modulation and current waveform improvement

Similar Documents

Digital switching scheme for cascaded multilevel inverters

A low-distortion multilevel pulse-width modulated inverter topology

Control of an hybrid multilevel inverter for current waveform improvement

A vector control technique for medium voltage multilevel inverters

Selective harmonic elimination modulation method for multilevel inverters

A Graphical Approach to Switching Losses and Harmonics Distortion For Carrier SVPWM Methods In Multilevel Inverters

Sinusoidal pulse width modulation (SPWM) with variable carrier synchronization for multilevel inverter controllers

Multilevel inverters: a comparative study of pulse width modulation techniques.

Multiplication based synthesis of grid tied inverters

Hybrid multilevel inverter drive with synchronous modulation and current waveform improvement